Skip to main content
About
About Iieta
Policies
Services
Subscription
Fast Track
Language Support
Conference Services
Publication Services
Journals
CONFERENCES
Books
Submission
Search form
Search IIETA Content
-Any-
Article
Basic page
Blog entry
Journal
Event
Feature
Home
Efficient Multiply-Accumulate Unit Using High-Speed and Low Power Vedic Multiplier for Digital Signal Processors Applications
https://www.iieta.org/sites/default/files/pdf/2025-12/ts_42.06_45.pdf