FPGA Hardware in the Loop Validation of Asynchronous Machine with Full Direct Torque Control Implementation

Abdelghani Aïb¹, Djalal Eddine Khodja²*, Salim Chakroune¹, Loutfi Benyetto¹

¹ Research Laboratory on the Electrical Engineering, Faculty of Technology, University of M’Sila, M’Sila 28000, Algeria
² Research Laboratory on the Signal & Systems, Boumerdes University, Boumerdes 35000, Algeria

https://doi.org/10.18280/ama_b.641-402

Received: 20 February 2021
Accepted: 26 July 2021

Keywords:
hardware, co-simulation, Xilinx generator system, induction machine control, DTC, ML402

ABSTRACT

This article provides a full hardware implementation for direct torque control (DTC) of an asynchronous motor (AM) on the Field Programmable Gate Array (FPGA). Due to its high processing frequency, the FPGA circuit presents an alternative for achieving a high performance DTC implementation. This cannot be achieved by any DSP or microcontroller application. The proposed hardware architecture implements three components of DTC control strategy (the integral proportional speed regulator, the estimation and the switching blocks). This implementation has the advantage of being faster, more efficient and with minimum hardware resources on the target FPGA board.

The hardware architecture of the DTC control was designed and simulated in Matlab / Simulink using XSG blocks, then synthesized with the Xilinx ISE 14.2 tool, implemented and validated on the Xilinx Virtex-4 FPGA circuit by Hardware in the Loop process.

1. INTRODUCTION

In the field of variable speed electric drive, the majority of achievements are built around the asynchronous machine, this is due to their advantages such as robustness, reliability and low cost. Advances in power electronics and microelectronics have made it a formidable competitor in the fields of variable speed and rapid torque control [1].

Direct torque control (DTC) was first introduced by Dopenbrock and Takahashi [2, 3]. It is one of the methods used in variable frequency drives such as induction motor drives. Its fame was derived from the simplicity of its structure, its high efficiency and low cost [4, 5].

An efficient DTC of induction motor drive systems involves fast computational units. Digital Signal Processing (DSP) and microprocessors are frequently used in such applications [6-8]. But these devices have a limited processing speed because of serial calculations; this affects its performance especially in real time application. The use of FPGA circuits offers an appropriate solution for fast calculations [9-14].

However, the most difficult parts of DTC control to implement are the torque and flux estimators [15]. In fact, complex numerical calculations are called upon during implementation, such as binary multiplication, the Arctan function and also the root mean square [16, 17].

The number of hardware resources in FPGA circuit being limited, some efforts must be made to minimize these resources through a simple design methodology proposed in this article, and which will be applied to proposed material architectures [18, 19].

This methodology is based on the illustration of a compromise that performs an optimization of hardware architecture while preserving the good performances of electrical drive system consisting of a voltage inverter and an asynchronous machine.

This paper presents a new conception of the implementation of DTC control for the asynchronous machine drive. The validation of the implementation is done by hardware co-simulation of the proposed architecture on the FPGA ML402 platform.

2. DIRECT TORQUE CONTROL PRINCIPLE

The direct torque control of asynchronous machine is based on the application of different voltage vectors of the inverter, which are controlled in two variables are the stator flux and the electromagnetic torque by hysteresis regulators (Figure 1).

The power converter is a conventional two-level voltage inverter. These values are directly estimated from the stator voltages determined with the constant voltage Ud and the Boolean switching commands (Sa, Sb, Sc).

The estimated values of torque and of stator flux are compared respectively with their estimated reference values and; the comparison results are the inputs to the hysteresis cycle comparators. The controlled electromagnetic torque is provided by the PI speed controller.

Moreover, several parameters must be determined in order to estimate the stator flux and the electromagnetic torque. Their models are adapted to the needs of controlled training.

First, the stator currents a-b-c are transformed into α-β coordinates, and the stator voltages in the α-β frame of reference are determined according to the switching state (Sa, Sb and Sc) produced by the switching table.

Using the stator current and voltage, the stator flux can be estimated in coordinates (α-β) as follows [17]:
\[
\phi_{sa} = \int (V_{sa} - R_s i_{sa}) dt \tag{1}
\]
\[
\phi_{sb} = \int (V_{sb} - R_s i_{sb}) dt \tag{2}
\]

With:

- \((\phi_{sa}, \phi_{sb})\): Stator flux.
- \((i_{sa}, i_{sb})\): Stator currents.
- \((V_{sa}, V_{sb})\): Stator voltages.
- \(R_s\): Stator resistance.

To perform the integral function, the Euler approach is used with a sampling time \((T_s)\), the systems (1) and (2) become as follow:

\[
\phi_{sa} = \phi_{saa0ld} + T_s (V_{sa} - R_s i_{sa}) \tag{3}
\]
\[
\phi_{sb} = \phi_{sbb0ld} + T_s (V_{sb} - R_s i_{sb}) \tag{4}
\]

Finally, the electromagnetic torque \((T_e)\) can be estimated by Mohammedi et al. [17]:

\[
T_e = P (\phi_{sa} i_{sb} - \phi_{sb} i_{sa}) \tag{5}
\]

With \((2p)\) is the machine peer pole number.

For the stator flux magnitude \(\|\phi_s\|\) and Angle \((\theta_\phi)\) can be obtained by Cartesian to Polar Coordinates Transformation (Figure 2).

Unfortunately, the standard mathematics transformation based on the formulas:

\[
\|\phi_s\| = \sqrt{\phi_{sa}^2 + \phi_{sb}^2}
\]

And

\[
\theta_\phi = \text{ArcTan} \left( \frac{\phi_{sb}}{\|\phi_s\|}, \frac{\phi_{sa}}{\|\phi_s\|} \right)
\]

3. DIRECT TORQUE CONTROL CONCEPTION USING XSG

3.1 Implementation of flux and torque estimator

In this part, flux and torque estimators are designed based on FPGA circuits to improve DTC induction motor drives.

This allows precise calculations and very fast response times. To do this, a discrete integration operation calculation was performed for the magnitude of the stator flux using Euler’s recursive approach and for the angle, the CORDIC Cartesian Polar Coordinate algorithm was used [20].

In fact, for verification and development of the algorithms of estimators in FPGA circuit we will use the modeling tool known as XSG developed by Xilinx intended for MATLAB / SIMULINK. The main role of the XSG tool is to transform the DTC model into hardware format for implementation on FPGA. Then it generates VHDL code without any difficult programming. Indeed, the implementation time of this algorithm turns out to be reduced.

3.1.1 Implementation of \(\alpha-\beta\) stator current and voltage calculator

XSG design of (\(\alpha-\beta\)) stator voltage and current calculator are shown in Figure 3.

3.1.2 Implementation of \(\alpha\beta\) stator fluxes estimation

The Figure 4 shows the hardware design for the estimator of \(\alpha\beta\) stator flux using the system generator.

3.1.3 Implementation of torque estimator

Figure 5 shows the torque estimator design of proposed (Coordinate Rotational Digital Computer) algorithm to calculate the statorique flux magnitude and angle, using simply implementable operators on FPGA. In addition, subtraction and binary digits shift [20].

In ref. [5] the authors used two binary multiplier and 62 bits no restoring root mean square [18] to calculate flux magnitude, and Sutikno et al. [5] used two binaries multiplier, Root Mean Square generalized CORDIC bloc and ArcTan generalized CORDIC bloc to estimate flux magnitude and angle. Two binary multiplier and Root Mean Square generalized CORDIC bloc was used to estimate flux magnitude in ref. [5]. Our solution use only reduced CORDIC bloc and one multiplier to estimate simultaneously the flux magnitude and angle.
DTC using System Generator.

Figure 3. FPGA α-β stator current and voltage calculator implementation

Figure 4. Hardware design for estimator of α-β stator flux using System Generator

Figure 5. Hardware design for the torque estimator using System Generator

3.1.4 Implementation of CORDIC ∅_s cartesian to polar coordinate transformation

The CORDIC algorithm is designed to perform a vector rotation of the vector \((X, Y)\) through an angle \(\theta\), resulting in new vector \((X', Y')\) (Figure 6) [20].

\[
\begin{align*}
    x' &= x \cos(\theta) - y \sin(\theta) \\
    y' &= y \cos(\theta) + x \sin(\theta) \\
    \theta' &= \theta
\end{align*}
\]  

\[ (6) \]

The role of the CORDIC algorithm is to make a vector rotation by successive and smaller sequences of rotations, each angle at an \((2^{-i})\), called micro-rotations.

Eq. (7) shows the expression of the ith iteration where \(i\) is the iteration index from 0 to \(n\) [20].

\[
\begin{align*}
    x_{i+1} &= x_i - a_i y_i 2^{-i} \\
    y_{i+1} &= y_i + a_i x_i 2^{-i} \\
    \theta_{i+1} &= \theta_i + a_i \tan(2^{-i}) \\
    a_i &= (+1 \text{ or } -1)
\end{align*}
\]  

\[ (7) \]

where, \(a_i\) is the direction of rotation.

In fact, a micro-rotation is expressed as a simple operation of shift and addition subtraction. Eq. (8) shows the vector rotation expression for the nth iteration [20].

\[
\begin{align*}
    x_n &= \prod_{i=0}^{n-1} \cos(\tan(2^{-i}))(x_i - a_i y_i 2^{-i}) \\
    y_n &= \prod_{i=0}^{n-1} \cos(\tan(2^{-i}))(y_i + a_i x_i 2^{-i}) \\
    \theta_n &= \sum_{i=0}^{n-1} a_i \tan(2^{-i}) \\
    a_i &= (+1 \text{ or } -1)
\end{align*}
\]  

\[ (8) \]

The outputs of Eqns. (7) and (8) of the CORDIC algorithm are equivalent to a vector rotation or vector translation scaled by a constant \(Z_n\). In this case the constant \(Z_n\) is known as the CORDIC scale factor. So, the Taylor series expansion of \(\cos(\tan(2^{-i}))\) is \((1 + 2^{-2i})^{-\frac{1}{2}}\). Hence, the constant \(Z_n\) can be expressed as: 

\[
Z_n = \prod_{i=0}^{n-1} \frac{1}{(1+2^{-2i})^{\frac{1}{2}}} [20].
\]

Figure 6. Example of CORDIC vector rotation

The CORDIC scale factor of \(Z_n\) depends only on the number of iterations ‘\(N\)’. In other words, only the functional Rotation and Translation configurations: Rectangular to Polar and Polar to Rectangular are affected by the CORDIC scale factor. However, once these functional configurations are selected, the CORDIC core offers the possibility of multiplying by \(Z_n\) to cancel the scale factor. For \(n=10\), \(Z_n=0.6073\).
The previous CORDIC algorithm is implemented in hardware by VHDL architecture:

Entity CORDIC is
Port (Qsd: in STD_LOGIC_VECTOR (15 down to 0);
        Qsq: in STD_LOGIC_VECTOR (15 down to 0);
        Magnitude: out STD_LOGIC_VECTOR (15 down to 0);
        Angle Q: out STD_LOGIC_VECTOR (15 down to 0));
End CORDIC;

The VHDL CORDIC code is implemented in Black Box with XSG (Figure 7):

Figure 7. CORDIC algorithm with XSG

3.2 Implementation of sectors selection

The block below determines in which sector number the stator flux vector is located at a given sampling time. In fact, the coordinate plane $\alpha-\beta$ is subdivided into 6 sectors. This is done by comparing the flow angle with the boundaries of each sector. For this, we use two comparators, two adders and a multiplexer in XSG (Figure 8):

Figure 8. XSG of sectors selection implementation

3.3 Implementation of hysteresis controller

Figure 9 shows the XSG implementation of three and two level hysteresis comparators of flux and torque respectively. As for the estimated flux and torque values are compared with the reference values (torque and flux control values).

3.4 Implementation of Takahashi switching table

The switching signals of the IGBTs of the inverter are determined according to the comparison results of hysteresis regulators from switching table shown in Table 1.

The table consists of null and active vectors. The zero vectors are $(0,0,0)$ and $(1,1,1)$ which stop the field vector, thus reducing the torque. While, the other six active vectors advance the field forward and resulting in increased torque [18].

The Takahashi switching table is implemented by VHDL hardware architecture. The VHDL hardware description language allows us to define the inputs/outputs of our architecture. An input bit for flux error $\Delta \bar{\varphi}$, two input bits for torque error $\Delta T_e$(-1,0 or 1), three input bits for sectors selection ($N_1$, $N_2$, $N_3$, $N_4$, $N_5$ or $N_6$) and three output bits for $\bar{V}_d$ ($S_a$, $S_b$ and $S_c$). The following figure presents the inputs/outputs of the proposed architecture and the corresponding VHDL code (Figure 10).

Figure 9. Hysteresis comparators XSG implementation

Figure 10. Takahashi switching table VHDL architecture

The VHDL architecture of Takahashi switching table is implemented by an assignment in the competitive mode (Figure 11):

$\bar{V}_{output} <= \bar{V}_1$, or $\bar{V}_2$, or $\bar{V}_3$, or $\bar{V}_4$ or $\bar{V}_5$, or $\bar{V}_6$, or $\bar{V}_0, \bar{V}_7$

Table 1. Switching table for DTC

<table>
<thead>
<tr>
<th>$\varphi$, $T_e$, N</th>
<th>N=1</th>
<th>N=2</th>
<th>N=3</th>
<th>N=4</th>
<th>N=5</th>
<th>N=6</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\varphi=1$, $T_e=1$</td>
<td>(1,1,0)</td>
<td>(0,1,0)</td>
<td>(1,1,1)</td>
<td>(0,0,1)</td>
<td>(1,0,1)</td>
<td>(1,0,0)</td>
</tr>
<tr>
<td>$\varphi=0$, $T_e=1$</td>
<td>(1,1,1)</td>
<td>(1,0,0)</td>
<td>(1,1,1)</td>
<td>(1,1,1)</td>
<td>(0,0,1)</td>
<td>(0,0,0)</td>
</tr>
<tr>
<td>$\varphi=1$, $T_e=1$</td>
<td>(1,0,1)</td>
<td>(1,0,0)</td>
<td>(1,1,0)</td>
<td>(0,1,0)</td>
<td>(1,1,1)</td>
<td>(0,1,1)</td>
</tr>
<tr>
<td>$\varphi=0$, $T_e=0$</td>
<td>(0,0,0)</td>
<td>(1,1,1)</td>
<td>(0,0,0)</td>
<td>(1,1,1)</td>
<td>(0,0,0)</td>
<td>(1,1,1)</td>
</tr>
<tr>
<td>$\varphi=1$, $T_e=1$</td>
<td>(0,0,1)</td>
<td>(1,0,1)</td>
<td>(1,0,0)</td>
<td>(1,1,0)</td>
<td>(0,1,0)</td>
<td>(0,1,1)</td>
</tr>
</tbody>
</table>

12
architecture Behavioral of DTC is 
begin
  s135 <= "100" when ((Cflex='0') and (Select="101") and (Cpl='10'))
  else "110" when ((Cflex='0') and (Select="110") and (Cpl='10'))
  else "010" when ((Cflex='0') and (Select="001") and (Cpl='10'))
  else "001" when ((Cflex='0') and (Select="001") and (Cpl='10'))
  else "101" when ((Cflex='0') and (Select="101") and (Cpl='10'))
  else "000" when ((Cflex='0') and (Select="001") and (Cpl='10'))
  else "011" when ((Cflex='0') and (Select="011") and (Cpl='10'))
  else "000";
end Behavioral;

Figure 11. VHDL implementation of Takahashi switching table

The output signal vector \( \bar{V} = \begin{pmatrix} S_a \\ S_b \\ S_c \end{pmatrix} \) divides by slice to

generate three signals (S\(_a\), S\(_b\), and S\(_c\)) of the inverter control. A
slice extract a given range of bits from each input sample and
presents it at the output (Figure 12).

Figure 12. Takahashi switching table on FPGA

3.5 Implementation of speed regulator

In DTC control the speed regulation is realized by a
conventional proportional integral regulator type of the
following form (Figure 13):

\[ W_{e}(t) + K_p e(t) dt + K_i \int e(t) dt \]

Figure 13. Principle of the speed PI regulator

The hardware implementation of speed PI regulator is done
by adding the effects of the proportional and integral actions
for speed error.
The proportional action is simply realized by a multiplier
between the speed error and the K\(_p\) coefficient. The integral
action is realized by the hardware implementation of the Euler
integration approach.

Figure 14 shows the hardware design for the speed PI
regulator using the System Generator.

4. SIMULATION, RESULTS AND DISCUSSIONS

4.1 Matlab/Simulink and XSG/Xilinx simulations

The implementation of the proposed architectures has been
carried out using the XSG blocks available on Simulink library.
Once a system designed gives the desired simulation results,
the bitstream file and the Hardware-In-the-Loop block can be
generated by system generator. The parameters of induction
motor used in the co-simulation phase are presented in Table
2.

Table 2. Parameters of induction motor

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>R(_s)</td>
<td>10 Ω</td>
</tr>
<tr>
<td>R(_r)</td>
<td>6.3 Ω</td>
</tr>
<tr>
<td>L(_S)</td>
<td>0.4642 H</td>
</tr>
<tr>
<td>L(_r)</td>
<td>0.4612 H</td>
</tr>
<tr>
<td>L(_m)</td>
<td>0.4212 H</td>
</tr>
<tr>
<td>J</td>
<td>0.02 kg.m(^2)</td>
</tr>
<tr>
<td>P</td>
<td>2</td>
</tr>
</tbody>
</table>

Figure 15 shows the DTC simulation blocks.

4.2 FPGA hardware co-simulation

4.2.1 Creating point to point Ethernet block for the hardware-
in-the-loop

Once the simulation and temporal analysis are performed,
the XSG hardware co-simulation process generates a bitstream
file and a point-to-point Ethernet block for the HIL process.
The generated block (Figure 16) replaces the hardware design
already built (DTC estimation part and DTC control part).
The point to point Ethernet blocks (estimation part and
control part) are connected to the inverter to run a HIL. In this
situation the models of motor and inverter are simulate in
Matlab/Simulink environment, and XSG architectures of DTC
Estimation Part or DTC Control part are achieved in the
ML402 FPGA device. The validation of hardware-in-the-loop
is executed by connecting the target device to the PC with an
Ethernet cable.
4.2.2 Synthesis results

In this step, the VHDL codes are synthesized in order to convert them into XSG blocks. The resource usage of the DTC implementation on the FPGA is shown in Table 3. The latter presents the necessary information of Input Output blocks number, Slices Registers, Slice LUTs (Lock Up Tables) and number of DSP.

The proposed architecture significantly reduced the hardware resources of the DTC FPGA implementation compared to the presented [16, 19].

In this work, the maximum combinatorial path delay: 4.317ns (232 MHz). While in articles [19] the maximum clock frequency is 54 MHz using DSPACE (digital signal processing and control engineering).

In ref. [9] the sampling time is equal to 50 µs. However, the execution time is too long compared to the FPGA.

4.2.3 High level simulation of the flux and torque estimator

The proposed flux and torque estimator architecture is validated by co-simulation process in Matlab/Simulink environment with XSG tools and ML402 device.

![Figure 15. Proposed DTC XSG/Simulink simulation blocks](image1)

![Figure 16. Proposed DTC hardware co-simulation](image2)
The estimated stator flux in the plan α-β in Figure 17. In Figure 18, the calculate torque, flux angle and flux magnitude are presented for induction motor start-up phase.

Figure 17. The stator flux in the plan α-β

Figure 18. Behavior of estimate flux and torque

Figure 19. Behavior of induction motor speed and torque

4.2.4 High level simulation of the DTC control performances

The response waveforms of induction motor speed and torque VS differ reference speed and resistant torque are shown in Figure 19.

The evolution of speed, phase current and flux are presented in Figure 20. Figure 21, show the behavior of induction motor torque Vs reference torque.

Figure 20. Behavior of induction motor speed, phase currents and phase flux

Figure 21. Behavior of induction motor torque Vs reference torque

The results obtained during the hardware co-simulation phase proved that the implementation was successful. Nevertheless, there is the nourishment of certain fluctuations at the levels of the curves of parameters such as current, torque and flux. This is due to the attempt to choose the optimal size of the data in order to achieve an accurate calculation and minimum internal resources of the FPGA circuit. Indeed, it is necessary to reduce the sampling time in order to reduce the torque ripples. Furthermore, the fluctuation of the estimated torque and flux does not matter on the dynamic responses of the motor, even the speed has not been affected.

5. CONCLUSION

In this paper, an implementation of full direct torque control DTC was made using hardware co-simulation to improve the control of induction motor. The bitstream file generated by Xilinx System Generator from the hardware design is implemented on the FPGA circuit. Then a hardware-in-the-loop validation was carried out for several operating modes of induction motor. The results of implementation using the XSG,
Simulink and FPGA Virtex-4 cards have shown that the proposed architecture offers better performance, particularly with regard to processing speed and resource use. As a forthcoming application, we will integrate an artificial intelligence technique into the architecture of the DTC control to reduce the disadvantages of this command.

ACKNOWLEDGMENT

This work was supported by Electrical Engineering Laboratory (LGE) at the University of Mohamed Boudiaf-M’sila, (Algeria) and Signals & Systems Laboratory, Institute of Electrical and Electronic Engineering Boumerdes University, (Algeria). We like to thank Dr. Djalal Eddine Khodja and Dr. Salim Chakroune for their help in the preparation of this paper.

REFERENCES


[19] Zare, M., Kavasseri, G., Ababei, C. (2014). FPGA-based design and implementation of direct torque control for induction machines. International Conference on Reconfigurable Computing and FPGAs (ReConFig14), Cancun, Mexico, pp. 1-6. http://doi.org/10.1109/ReConFig.2014.7032520