Silicon based pentagon current control efficient-cell device memory with equidistant sensing

K. Suresh*, A. R. Vijay Babu, P. M. Venkatesh

Department of Electrical and Electronics Engineering, Vignan's Foundation for Science, Technology & Research, Guntur, India

Sureshk340 @ gmail.com

ABSTRACT. *Latest technology in Very Large Scale Integrated (VLSI) system memories is fully depends onpower, size and cost. Generally static based memory is using to make memory devices. But the dis-advantages of static memory are logically less compatible, power consumption, high silicon foot print. Dynamic Efficient-Cell Enhanced Random Access Memory (DEC-ERAM) is proposed to overcome these drawbacks as compared static based memory. DEC-ERAM can store voltage with different level in a cell. In this paper the experiment was done ina three level storage within a cell. The area is directly proportional to memory to increase its capacity. DEC-ERAM was modeled in a sixty five (65 nm) technology using low overhead CMOS standard, fifty percent virtual display driver for device writes and equidistant composed of inclined sense DC-AC converter for components readout. DEC-ERAM provides 3X reduction and this approach reduce the area to almost 50% when compared to static DRAM.*

RÉSUMÉ. *Les dernières technologies dans le système intégréà très grande échelle (VLSI) des mémoires dépendent entièrement de la puissance, de la taille et du coût.Généralement, la mémoire statique est utilisé pour créer des périphériques de mémoire. But the dis-advantages of static memory are logically less compatible, power consumption, high silicon foot print.La mémoire à accès aléatoire améliorée à cellules efficaces dynamiques (DEC-ERAM) est proposée pour surmonter ces inconvénients par rapport à la mémoire statique.DEC-ERAM peut stocker une tension de niveau différent dans une cellule.Dans cet article, l'expérimentation a été réalisée dans une mémoire à trois niveaux dans une cellule.La surface est directement proportionnelle à la mémoire pour augmenter sa capacité.DEC-ERAM a été modélisé selon une technologie de soixante-cinq (65 nm) utilisant une norme CMOS à faible surcharge, un pilote d'affichage virtuel à cinquante pour cent pour les écritures de périphériques et équidistant composé d'un convertisseur DC-AC à sens incliné pour la lecture des composants. DEC-ERAM fournit une réduction 3X et cette approche réduit la surface à près de 50% par rapport à la DRAM statique.*

KEYWORDS: *transistor, memory cell, equidistant sensing.*

MOTS-CLÉS: *transistor, cellule mémoire, détection équidistante.*

DOI:10.3166/JESA.50.423-434

1. Introduction

Now-a-days the majority choice of encapsulated memory is depends on some advantages related to retention of reliable data and performance should be high at supply nominal voltage. Hexagon Silicon Current Control Device (HSCCD) based on Static Bitcell Random Access Memory (SBRAM) has this quality, but during low supply voltage and low noise margins HSCCD is unreliable. In order to reduce overheads power loss, reduction of area, number of Silicon Current Control Device (SCCD) with bit cells and reduce operational voltage, pentagon DEC-ERAM is required. The area is directly proportional to memory to increase its capacity. DEC-ERAM was modelled in a sixty five (65 nm) technology using low overhead CMOS standard, fifty percent virtual display driver for device writes and equidistant composed of inclined sense DC-AC converter for components readout. DEC-ERAM provides 3X reduction and this approach reduce the area to almost 50% when compared to static DRAM generally static based memory is using to make memory devices. But the dis-advantages of static memory are logically less compatible, power consumption, high silicon foot print. Dynamic Efficient-Cell Enhanced Random Access Memory (DEC-ERAM) is proposed to overcome these drawbacks as compared static based memory. DEC-ERAM can store voltage with different level in a cell. In this paper the experiment was done in a three level storage within a cell.. Moreover it's highly efficient memory by memory, to increase the area of cross-section per bit and it can store different level of voltage due to internal feedback was lagging. In non-volatile memory has an approach to store multiple memory and dynamic RAM has been proposed to external chip, it is analysed in the terms of on-chip embedded memory. The utilization of DEC-ERAM high storage was initially proposed, it has very tough scheme of sensing, it requires production of voltage for reference for sharing of charge, resulting in overhead delayed and result in significant area. High level voltage generation circuits and tough scheme of sensing are sensing and storing dynamic random access memory in multiple levels. Time taken signal utilization techniques are also adopted. Two equidistant sense of inverter with twisted threshold triggering is based on read circuitry, read operation with low-latency and less area. Complementary metal oxide semiconductor memory (CMOS) technology of sixty five (65 nm) with device memory is design and implemented was proposed and simulated in post-layouts are array under mismatches. Final memory gives per bit get back power reduction over 3X. When compared to fixed power of hexagon current control device SRAM with almost 50% reduction in area, while it allowing small power operation and big density. Device GDT of DEC-ERAM is the store time when the fetch the data no longer exactly, leakage happened in stored node causes humiliation. The next operation is applied by get limited back time to copy strong level of data. Every two levels the potential difference is significantly reduce among the multiple voltage level ultimately. GDT is extending to DEC-ERAM result in more power loss and availability of less memory. GDT is addressed to reduce, by proposing device efficiency cell incorporates with closed-loop mechanism in which enhances get back data by internal closed loop mechanism and get back of data by many more order of amplitude. Losses from SBL to the storage node which reduces closed loop

mechanism. Figure 4 explains data reductions followed by store operation to the storage node under rare case of biasing conditions with the help of thousand MC, the simulations are involved both overall and instant variations. Rare case biasing happen, when the SBL is storing the data to the mirror level of the storage. When half data is copied, the SBL is biasing to zero and 1 to validate Rare case GBT. At the time internal closed loop signal remarkably increase the GBT data zero, it collapse speed than data one due to losses in the gate T_2 and T_4 which store the storage node. Its destroy rates of the copying level are used to get better approximation for cell GBT. Moreover external variable factors and required frequency for operation must be consider when finding the last GBT. In this experiment we manipulated the calculated GBT as the first time, the difference of copied level beyond three hundred and fifty milli-voltages directly underneath. The rare case of the proposed Device efficiency cell (DEC) can be found slightly less than one milli-second, this is at more available rand and more get back power. In this proposed DEC bit cell has more withstand ability and storing different level of voltages. The levels are very near to the half V_d voltage as fit by the dimension ratio of the current control devices. The dimensions of NMOS and PMOS current control devices not disturbs the voltage which produced under stable conditions, but also speed production of voltage and voltage changes. The output is reached to ninety percentage of the range is half V_d, with maximum and minimum of (480-513) V, this <5% variation in the required half V_d voltage. The proposed storage using small store over-head and external fetch to write and fetch out of three logic distinct values in an area and energy efficient fashion. The storage is created in a standard complementary metal oxide semiconductor fashion with 65 nm process by 3X reduction in get back power per bit and almost 50% decreased in area-per-bit, as compared to an static random access memory is created in a same technology.

Integrated circuits are specified for an applications and system on chip VLSI (SOC-VLSI) over all areas are dominating by encapsulated memory (Teman *et al.*, 2011). Encapsulated memories are dominating these systems during static power absorption; during backup bit cells leak some current due to this domination (Teman & Visotsky, 2015). Now-a-days majority choice of encapsulated memory depends on some advantages related to retention of reliable data and performance should be high at supply nominal voltage. Hexagon Silicon Current Control Device (HSCCD) based on Static Bitcell Random Access Memory (SBRAM) has this quality, but during low supply voltage and low noise margins HSCCD is unreliable. In order to reduce overheads power loss, reduction of area, number of Silicon Current Control Device (SCCD) with bit cells and reduce operational voltage, pentagon DEC-ERAM is required (Yahya *et al.*, 2016). The static random access memory is bi-stable in nature, its limit the storage technology to limits its data, and it provides robustness. It can represent minimum of two values by and it can potentially store multiple stored voltage levels (Do *et al.*, 2016).



Figure 1. Circuit diagram for proposed pentagon model

DEC-ERAM has accepted the conventional and possible another static RAM. DEC-ERAM is not like dynamic random access memory and tiny than static RAM. Any extra steps are not required for production; it's fully compatible by logic. It provides additionally reading non-destructive operation, low power leakage loss and also it gives large density (Atias *et al.*, 2016; Okuda & Murotani, 1997). It can get back data by refreshing every time, due to excess leakage the voltage gets reduced and in the form charge it can stores the data by using capacitor. The get back power has due to refreshing of extra power device is lower than the power loss of static RAM. Moreover it's highly efficient memory by memory, to increase the area of cross-section perbit and it can store different level of voltage due to internal feedback was lagging. In non-volatile memory has an approach to store multiple memory and dynamic RAM has been proposed to external chip, it is analysed in the terms of on-chip embedded memory. The utilization of DEC-ERAM high storage was initially proposed, it has very tough scheme of sensing, it requires production of voltage for reference for sharing of charge, resulting in overhead delayed and result in significant area (Choi *et al.*, 2015). High level voltage generation circuits and tough scheme of sensing are sensing and storing dynamic random access memory in multiple levels. Moreover the significance of higher level may not be acceptable for internal memory (Koob *et al.*, 2011; Khalid *et al.*, 2012).

The proposed work of this paper has Tri-Memory (TM) based on pentagon current controlled device DEC-ERAM, Pentagon Current Control Device (PCCD) storage includes feedback internal memory used to raise the Get back Data Time (GDT) of the array and double current control device port readout. Lower overhead voltage production has to store in a driver by an external store per line and avoiding tough usage. Time taken signal utilization techniques are also adopted. Two equidistant sense of inverter with twisted threshold triggering is based on read circuitry, read operation with low-latency and less area. Complementary metal oxide semiconductor memory (CMOS) technology of sixty five (65 nm) with device memory is design and implemented was proposed and simulated in post-layouts are array under mismatches. Final memory gives per bit get back power reduction over 3X. When compared to fixed power of hexagon current control device SRAM with almost 50% reduction in area, while it allowing small power operation and big density.

2. Proposed DEC-ERAM

Inside the memory the charge signal is storing and also realized by D-Memory, to charge the capacitance by means of different level of voltage to achieve different storage level. Silicon based pentagon DEC-ERAM is proposed in this work is as shown in the figure 1. The Device Gain Cell (DGC) comprises Store Transistor (T_1), two closed loop transistor (T_2 and T_3) and two fetch transistors (T_4 and T_5). The devices are designed with small size, Threshold voltage in Regular (TR) and transistor with PMOS technology. The circuit contains closed-loop mechanism in internal and it extend to TR provide a robust data. Two fetching current control device are used to avoid the dispute between the Fetch Bit Line (FBL) charge signal when stores zero and discharge signal from the same line FBL swing.

3. Working principle

Basic store and fetch the data's is explained in the figure 2. Storing operation signal graph waves are explained in figure 3. Fetch is progressed by reducing the charge in fetch word line (FWL) to negative 0.7V it able to send zero level to the cell. Input 2 bit that required to store in exact level of voltage by the driver in storage on to the FBL. The level is going through T_1 and T_2 to parasitic capacitance, which creates the node of storage internally. External storage description is provided, for read FBL is first prior reducing charge to ground and sequent the SBL is driven to drain voltage V_d. FBL is charging by a condition depending on internal stored in stored voltage level.



Figure 2. Store operation



Figure 3. Fetch operation



Figure 4. Storage node degradation

If the device stores zero FBL charges to V_d after low time. The device referred as half if the device stores in third level in the FBL stores slowly. At last FBL stores high when its charge reducing. This is elaborated in discrete level of FBL by using sensing circuit to obtain exact voltage level. Device GDT of DEC-ERAM is the store time when the fetch the data no longer exactly, leakage happened in stored node causes humiliation. The next operation is applied by get limited back time to copy strong level of data. Every two levels the potential difference is significantly reduce among the multiple voltage level ultimately. GDT is extending to DEC-

ERAM result in more power loss and availability of less memory. GDT is addressed to reduce, by proposing device efficiency cell incorporates with closed-loop mechanism in which enhances get back data by internal closed loop mechanism and get back of data by many more orders of amplitude. Losses from SBL to the storage node which reduces closed loop mechanism. Figure 4 explains data reductions followed by store operation to the storage node under rare case of biasing conditions with the help of thousand MC, the simulations are involved both overall and instant variations. Rare case biasing happens, when the SBL is storing the data to the mirror level of the storage. When half data is copied, the SBL is biasing to zero and 1 to validate Rare case GBT.

At the time internal closed loop signal remarkably increase the GBT data zero, it collapse speed than data one due to losses in the gate T_2 and T_4 which store the storage node. Its destroy rates of the copying level are used to get better approximation for cell GBT. Moreover external variable factors and required frequency for operation must be consider when finding the last GBT. In this experiment we manipulated the calculated GBT as the first time, the difference of copied level beyond three hundred and fifty milli-voltages directly underneath. This can be as shown in the figure 4, the rare case of the proposed Device efficiency cell (DEC) can be found slightly less than one milli-second, this is at more available rand and more get back power. In this proposed DEC bit cell has more withstand ability and storing different level of voltages. The external circuits are required analog signal but internal memory device is working in binary or digital level which gives more challenges to design the multi-level memory circuit. The next sections are addressing design challenges store and fetch operations.

4. External storage operations



Figure 5. Proposed device DEC-ERAM

A device memory has a good capable external storage to support all the voltage levels in the storage cell. The existing arrays are only supporting to drive SBL to the supply voltage V_d and ground (G), the proposed device array needs SBL to drive half supply to store half value. Beyond that internal memory, less power, more density and the higher power are kept to be low. In this research have different external circuits such as SBL and ½ V_d producer – to provide device store requirement.

4.1. Driver for SBL

Exclusive-OR gate drives a many into one (multiplexer) which constitutes EX-OR and realized with two gates (Transmit), which is shown in the figure 6. Exclusive-OR gate opts SBL is drive to half V_d (if two different inputs X and Y) or X (if two same inputs X and Y) which is described below.

4.2. Half V_d producer

This production of half V_d is complicated in the realization of device macro storage, as if disturbs both GBT array and fetch access duration. However the voltage production should be constant across device comparison, it's taking less space, and it has low power loss and fit with the exact memory density. The designed half V_d producer is shown in figure 8 which contains PMOS circuit and CMOS DC-AC converter. Both ends of the DC-AC CMOS is connects with the order output at the switching levels of the DC-AC converter. The levels are very near to the half V_d voltage as fit by the dimension ratio of the current control devices. The dimensions of NMOS and PMOS current control devices not disturbs the voltage which produced under stable conditions, but also speed production of voltage and voltage changes. Figure 9 shows the waveforms of output and de-assertion signals. The output is reached to ninety percentage of the range is half V_d, with maximum and minimum of (480-513) V, this <5% variation in the required half V_d voltage.

5. External fetch operations

The signal sensing circuit of storage device needs to give a 2-bit digital output from the output of analog voltage of the FBL which follows assertion of FWL signal. Lot of same analysis is required for production of original signal to bias sense boost up circuit at different peak levels.



Figure 6. Half Vd Generator and its voltage distribution



Figure 7. Proposed sense circuit

Moreover this occupies more area more power. In the place of this need to introduce two set of DC-AC converters with various peak levels in order separate of three states of storage. The final sensing circuit is shown in the figure 10. To make variations between switching peak level of DC-AC converter, the low peak level sense DC-AC converter uses low switching peak level voltage NMOS device between V_d and PMOS pull over device. This produce peak level voltage drop of the

source, final output of small peak level. In the other side the high peak voltage sense DC-AC inverter uses boosted supply and triggering PMOS device, it is active only during fetch cycle to reduce its power loss when not being used. The dimension of control controlled device were choose to the place the triggering peak value of the sense DC-AC converter between FBL distributions of different storage states.



Figure 8. SBL voltage distributions

6. Comparisons

A full comparison between CMOS logic-compatible embedded memories and the proposed 5T TGC is provided in Fig. 9.

The proposed DEC-ERAM was implemented in a standard CMOS 65 nm logic process and laid out according to standard design rules. The resulting bit cell, shown in Fig. 5, has an area of 0.938μm^2 (0.92μm x 1.02μm). As compared to a 6-transistor SRAM cell, implemented in the same technology, this results in a 48% reduction in area-per-bit. All of the compared bit cells are designed in 65 nm. While the 2T provides the smallest area-per-bit of 0.27 μm^2, it has approximately 20x lower retention time than the proposed cell at 85ºC, resulting in a much higher retention power. The estimated DRT of the TGC is 0.354 ms and 0.5 ms for 27ºC and 85ºC, respectively, under worst-case biasing conditions. These values are calculated as the first time that two curves which stores different voltage value have a 350mV difference. The total retention power per bit (leakage plus refresh power)

of a 16 kb (128x128) memory macro, is 227.9 pW at 85ºC. This is over 3x lower than the static power of a similarly sized SRAM macro in the same technology.



Figure 9. Logic compatible memory options

7. Conclusion

This research work proposes novel device memory storage, based on efficient-cell embedded random access memory. The proposed storage using small store over-head and external fetch to write and fetch out of three logic distinct values in an area and energy efficient fashion. The storage is created in a standard complementary metal oxide semiconductor fashion with 65 nm process by 3X reduction in get back power per bit and almost 50% decreased in area-per-bit, as compared to a static random access memory is created in a same technology.

References

Atias L., Teman A., Giterman R., Meinerzhagen P., Fish A. (2016). A low-voltage radiation-hardened 13T SRAM bitcell for ultralow power space applications. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 24, No. 8, pp. 2622–263. https://doi.org/10.1109/TVLSI.2016.2518220

Choi W., Kang G., Park J. (2015). A refresh-less eDRAM macro with embedded voltage reference and selective read for an area and power efficient Viterbi decoder. *IEEE Journal of Solid-State Circuits*, Vol. 50, No. 10, pp. 2451–2462. https://doi.org/10.1109/JSSC.2015.2454241

Do A. T., Lee Z. C., Wang B., Chang I. J., Liu X., Kim T. T. H. (2016). 0.2 v 8t SRAM with

PVT-aware bitline sensing and column-based data randomization. *IEEE J. Solid-State Circuits*, Vol. 51, No. 6, pp. 1487–1498. https://doi.org/10.1109/JSSC.2016.2540799

Khalid M. U., Meinerzhagen P., Burg A. (2012). Replica bit-line technique for embedded multilevel gain-cell DRAM. *proceedings of IEEE 10th International New Circuits and Systems Conference (NEWCAS), Montreal, QC, Canada*, pp. 77–80. https://doi.org/10.1109/NEWCAS.2012.6328960

Koob J. C., Ung S. A., Cockburn B. F., Elliott D. G. (2011). Design and characterization of a multilevel DRAM. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 19, No. 9, pp. 1583-1596. https://doi.org/10.1109/TVLSI.2010.2051569

Okuda T., Murotani T. (1997). A four-level storage 4-Gb DRAM. *IEEE Journal of Solid-State Circuits*, Vol. 32, No. 11, pp. 1743-1747. https://doi.org/10.1109/4.641695

Teman A., Pergament L., Cohen O., Fish A. (2011). A 250 mV 8 kb 40 nm ultra-low power 9T supply feedback SRAM (SF-SRAM). *IEEE Journal of Solid-State Circuits*, Vol. 46, No. 11, pp. 2713–2726. https://doi.org/10.1109/JSSC.2011.2164009

Teman A., Visotsky R. (2015). A fast modular method for true variation aware separatrix tracing in nanoscaled SRAMs. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 23, No. 10, pp. 2034–2042. http://dx.doi.org/10.1109/TVLSI.2014.2358699

Yahya F. B., Patel H. N., Boley J., Banerjee A., Calhoun B. H. (2016). A sub-threshold 8t sram macro with 12.29 nw/kb standby power and 6.24 pj/access for battery-less IoT SoCs. *Journal of Low Power Electronics and Applications*, Vol. 6, No. 2, pp. 8. https://doi.org/10.3390/jlpea6020008