A Novel Identification Approach for Classic Controller Design Applied on Flyback Converter

Abbas Ghayebloo*, Mohsen Ghaleghovand, Abolfazl Jalilvand

Faculty of Engineering, University of Zanjan, Zanjan 009824, Iran

Corresponding Author Email: a.ghayebloo@znu.ac.ir

https://doi.org/10.18280/jesa.540112

Received: 18 August 2020
Accepted: 21 November 2020

Keywords: controller design, identification approach, least squares method, flyback converter

ABSTRACT

In this paper, a new controller design approach for DC-DC flyback converter has been proposed and compared with classic controller design approach. The proposed controller design method has been innovated from the identification LS method that previously applied on parameter identification. The proposed method exchanges the controller design problem to the identification problem. The proposed approach has two considerable superiority compared with common methods. It can design a controller with the desired structure and desired performance. Regard to the advantages, it can be noted that the proposed approach is well suited for SMPS application where benefits from analog controllers for the decreased total cost. For controller design purposes, the large and small signal models of the flyback converter, using well-known state-space averaging and linearization methods have been extracted and controllers with classic and proposed approaches have been designed. Also, it proved that the conventional peak current controller used in commercial current-mode analog controllers is equivalent to a proportional average controller. One practical flyback converter has designed and implemented in continuous mode with two controllers and some experimental and simulation results have been provided for verification of the proposed method. The simulation and experimental results show that the proposed design approach can provide a controller with the desired structure and performance.

1. INTRODUCTION

DC power supplies have two linear and switching types. Linear power supplies have some advantages compared to switching power supplies such as simple design, high stability, low noise, fast response time and low output ripple but they have some more important disadvantages such as low efficiency, low power per volume and weight and low voltage capabilities. The switching power supplies have low power loss because their switching elements work only in on or off states. Also, they have lower volume and weight per power unit because they work with the very high switching frequency, compared by linear types that work with low grid frequency. Furthermore, with ever-increasing developments in voltage and current ratings, switching frequency and cost decreasing of semiconductor devices, switching power supplies are being dominated [1].

Switching power supplies have two isolated and non-isolated types. Among the isolated switching power supplies, the flyback converter has been utilized as the power supply of various electronic systems, because of its simple structure [2]. It has very high utilization gain in power ratings under 200 W. Almost power supplies of all cell-phones, laptops, PCs, monitoring equipment, medical equipment and so on are flyback converter [3]. The main reason of the high usage of this converter is its high reliability, high efficiency and low cost because it has only one switching element. This converter operates as a step-up or step-down converter [4].

Flyback converter can work with fixed and variable switching frequency. A small-signal modelling of flyback with variable frequency has been proposed by Chen et al. [5]. In this work common operation of this converter i.e., fixed-frequency operation has not been utilized.

Figure 1 shows the simple structure of the flyback converter. It consists of one switching transistor on the primary side of the isolation transformer which connected to the input voltage and one diode and one capacitor which connected to load on the secondary side. In continuous conduction mode, this converter has two switching states. In the first state, the transistor is on and the diode is off therefore the magnetizing inductance of the transformer would be energized by the input voltage and in the second state of the switching interval, the switch in off and the diode is on therefore the energy of the magnetizing inductance will be transferred to load.

Figure 1. The simple structure of flyback converter
Common controllers for switching power supplies are classic controllers such as proportional-integral controller, one zero-one pole controller, one pole controller and so on that they implemented by analog integrated circuits. Industrial analog ICs for implementing the controllers for switching power supplies are offered by manufacturers in two types so called voltage mode and current mode controllers. The voltage mode controllers have been reviewed by Bogdan and Bizon [6] and current control mode controllers have discussed by Wan [7]. In current mode ICs, beside of outer voltage control loop, there exists an inner current control loop. The inner current control loop increases the stability of the control loop and it is appreciated for non-minimum phase converters with unstable zero such as flyback converter. A new analog IC structure for constant current control of flyback converter has been proposed by Li and Zhu [8].

It is common that to design a controller for SMPSs, a classic approach based on much-approximated models of them i.e., just poles and zeros related to output filter and capacitor and so on has been used. In this simple approach, the controller zeros or poles have been placed on model approximated poles and zeros and the more accurate models such as state-space averaging models be not utilized. Therefore, in these approaches desired performance such as overshoot or settling time cannot be applied in the controller design procedure. The analog implementation of these controllers using analog SMPS controller chips for low-cost applications, constrain the structure of these controllers.

Such controllers must be selected among a few structures such as one pole, one pole with the limited band, one pole-one zero, two pole-two zero and so on and any controller suggested by many methods such as nonlinear sliding mode [9-11] and fuzzy [12] could not be used.

This paper aims to propose a novel controller design that benefits two main advantages: the desired structure with the desired performance as much as possible. The proposed method is based on least square parameter identification method and can exchange a controller design problem to the identification problem. This idea in the authors view has high novelty and opens a new viewpoint in controller design using various and sophisticated identification methods. This idea can be developed to using from observers design methods, filters design methods and optimization methods for controller design and vice versa because in all controller, observer, filter, identification and optimization design methods, mathematically an error must be minimized.

The proposed approach has been applied to flyback as an example. It must be noted that this approach is completely general and can be applied on other SMPSs that benefit from analog controllers or other systems with classic controllers.

The remainder of this paper has been organized as follows. In section 2, a flyback converter has been designed based on some input design parameters. For designed converter classic one pole with the limited band and one pole-one zero controllers have been designed using the classic method. The state-space model and the linearized small-signal model of flyback converter and controllers models have been reported in section 3. These models will be used for the proposed controller design in subsequent sections. In section 4, the proposed approach will be presented. The classic and proposed controller simulation and experimental results have been provided in section 5. Finally, some conclusions have prepared in section 6.

2. DESIGN OF FLYBACK CONVERTER WITH CLASSIC CONTROLLER

The design input parameters for an isolated power supply for the target inverter driver board have depicted in Table 1. In this design, the continuous conduction mode has been selected. Conduction mode type (continuous or discontinuous) is an important design parameter that can affect the converter in various aspects such as dynamics, ripple of output voltage, stress on switching devices, primary and secondary peak currents and isolation transformer size.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input voltage</td>
<td>24±10% ac</td>
</tr>
<tr>
<td>Output voltage</td>
<td>12 Volts</td>
</tr>
<tr>
<td>Maximum output ripple</td>
<td>1%</td>
</tr>
<tr>
<td>Rated power</td>
<td>5 W</td>
</tr>
<tr>
<td>Minimum efficiency</td>
<td>70%</td>
</tr>
<tr>
<td>Switching frequency</td>
<td>60 kHz</td>
</tr>
<tr>
<td>Maximum core flux density</td>
<td>0.3 Tesla</td>
</tr>
</tbody>
</table>

Discontinuous conduction mode has a fast response to variation of input voltage and output current because it has not unstable zero compared to continuous conduction mode. This unstable zero appears in converters models witch in switch off state mode, the output capacitor supplies the load current alone. Despite this advantage, the discontinuous conduction mode has some drawbacks such as high peak current, higher rating values of the switch, diode and output filter, more nonlinearity and higher EMI.

2.1 Power circuit design

For the power circuit design of the desired converter, the detailed classic design procedure for electric and magnetic design in the researches [13, 14] has been utilized and finally, the parameters in Table 2, have been resulted.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rated duty cycle</td>
<td>33%</td>
</tr>
<tr>
<td>Core Type</td>
<td>ETD-29</td>
</tr>
<tr>
<td>Wire diameter</td>
<td>0.45 mm</td>
</tr>
<tr>
<td>Input rectifier capacitor (10% ripple)</td>
<td>650 μF</td>
</tr>
<tr>
<td>Primary turn number</td>
<td>161</td>
</tr>
<tr>
<td>Secondary turn number</td>
<td>120</td>
</tr>
<tr>
<td>Total air gap length</td>
<td>1.95 mm</td>
</tr>
<tr>
<td>Transformer magnetizing inductance (Primary side)</td>
<td>1.9 mH</td>
</tr>
<tr>
<td>Power Switch</td>
<td>IRF840</td>
</tr>
<tr>
<td>Output capacitor (50 mV ripple)</td>
<td>220 μF</td>
</tr>
<tr>
<td>Snubber type</td>
<td>RCD</td>
</tr>
<tr>
<td>Snubber capacitor</td>
<td>10 nF</td>
</tr>
</tbody>
</table>

2.2 Controller structure selection

As previously mentioned, the analog ICs for switching power supplies are offered by manufactures in two voltage mode and current mode types. The voltage mode controllers have some advantages such as simple design and analysis but they have some drawbacks such as low response time to the input voltage and output current variations, more complicated controller design and more dependency of their gain to input voltage. Compared to single loop voltage control mode, the
current mode control ICs have an additional inner loop. In the inner loop, the current of the inductor has been sensed and utilized for duty cycle control. The current mode control has better load and line regulation and high stability. In this design, the UC3845 current-mode controller has been used for analog controller implementation.

Some analog controllers that can be implemented by standard ICs have suggested for power converters such as single-pole compensator, single-pole with limited band compensator, one pole-one zero compensator and two pole-two zeros compensator. Among these compensators, limited band single pole and one pole-one zero compensators have been suggested for the current mode flyback converter. The performance of the mentioned converters in the aspect of transient response and load regulation is depicted in Table 3. It must be noted that compensators beside of their poles and zeros have one ideal or limited band integrator to eliminate the steady-state error of the output voltage.

Table 3. The performance of various analog compensators [13]

<table>
<thead>
<tr>
<th>Compensator</th>
<th>Line regulation</th>
<th>Transient response</th>
</tr>
</thead>
<tbody>
<tr>
<td>Single pole</td>
<td>good</td>
<td>Weak</td>
</tr>
<tr>
<td>Single pole with limited band</td>
<td>average</td>
<td>Good</td>
</tr>
<tr>
<td>One pole-one zero</td>
<td>good</td>
<td>Good</td>
</tr>
<tr>
<td>Two poles-two zeros</td>
<td>good</td>
<td>Good</td>
</tr>
</tbody>
</table>

The structure of one pole-one zero compensator is shown in Figure 2. This compensator has a pole in origin caused a high DC gain for good regulation of output voltage. By designing the zero corner frequency of controller below the output filter pole, the leading phase of that compensate the delay caused by the output filter pole. Also, the pole of the compensator can be placed on the output capacitor equivalent series resistance (ERS) zero to eliminate its effect by decreasing gain gradually.

![Figure 2. The one pole-one zero compensator structure](image)

The structure of the limited band single-pole compensator is similar to one pole-one zero compensator. The only difference is the series capacitor with R_2 i.e., C_2 does not exist in its structure. The circuit elements of these controllers will be designed by classic approach in the next subsection and by proposed identification approach in section 4.

2.3 Controllers circuit design with the classic approach

For controllers design, at first, classic approach has been used. Generally, for controller design purposes, the system transfer function from controller output (error amplifier output) to output voltage is needed. In classic approaches that are commonly used, instead of an accurate transfer function, the approximated zeros, poles and DC gain of the converter are used for controller design. In these design procedures, the DC gain, output filter pole corner frequency and output capacitor ESR zero corner frequency of flyback converter can be calculated as Eqsns. (1)-(3) [13].

\[
A = \frac{(V_e - V_o)^2}{V_e \times \Delta V_e} \times \frac{N_2}{N_1} \quad (1)
\]

\[
f_p = 1/(2\pi RC) \quad (2)
\]

\[
f_{ESR} = 1/(2\pi R_{ESR} C) \quad (3)
\]

where, for current mode controllers, \(\Delta V_e\) is the voltage related to maximum current (for UC3845 is 1 volt). Most of capacitor manufactures do not report the ESR value for their products. Typically, the corner frequency of ESR zero for electrolyte capacitors has a value between 1 kHz to 5 kHz.

The corner frequency of pole and DC gain of the single-pole with limited band compensator can be calculated according to Eqsns. (4)-(5).

\[
f_{pc} = 1/(2\pi R_2 C_1) \quad (4)
\]

\[
A_c = R_2 / R_1 \quad (5)
\]

Also, the corner frequencies of one pole-one zero compensator zero and pole and its DC gain can be calculated according to Eqsns. (6)-(8).

\[
f_{pc} = 1/(2\pi R_2 C_2) \quad (6)
\]

\[
f_{pe} = (C_1 + C_2) / (2\pi R_2 C_1 C_2) \quad (7)
\]

\[
A_c = 1/(R_1 C_1 + R_2 C_2) \quad (8)
\]

Before compensator design, at first, the converter frequency domain parameters such as open-loop DC gain (control to output) and the corner frequencies of output filter pole and output capacitance zero must be calculated. The open-loop DC gain of converter obtained 9.45 (19.5 dB). Also, the corner frequencies of output filter for light (50% nominal) and nominal load can be obtained 13 Hz and 26 Hz respectively. In this design, the corner frequency of capacitance ESR has been considered equal to 2 kHz.

For compensator design with the classic approach, the cutting frequency of the converter-controller closed-loop transfer function can be considered one-sixth of switching frequency to eliminate the switching ripples in the control loop. For switching frequency of 60 kHz, the closed-loop cutting frequency \(f_c\) can be considered less than or equal to 10 kHz. The amount of extra gain to rise up the control to output gain diagram for achieving to desired closed-loop cutting frequency can be obtained from Eqsns. (9)-(10). This extra gain must be calculated for the worst case i.e., nominal load \(f_p\).

\[
G_{ex} = 20 \log \left( \frac{f_c}{f_p} \right) - A = 32.2 dB \quad (9)
\]

\[
A_{ex} = 10^{G_{ex}/20} = 40.7 \quad (10)
\]
In the classic design approach, for band limited single-pole compensator design with the classic approach, commonly, its pole is locating on ESR zero and for one pole-one zero compensator, the compensator zero is locating on the pole of the output filter with the least real value i.e., light load pole and its pole is locating on ESR zero. After calculating the gain, zero and pole of two compensators, the values of circuit elements of them can be obtained as Table 4.

### Table 4. The controller circuit parameters of designed flyback with classic approach

<table>
<thead>
<tr>
<th>Compensator</th>
<th>Elements</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Band limited single pole controller</td>
<td>$R_1$</td>
<td>10KΩ</td>
</tr>
<tr>
<td></td>
<td>$R_2$</td>
<td>3.9KΩ</td>
</tr>
<tr>
<td></td>
<td>$C_1$</td>
<td>20nF</td>
</tr>
<tr>
<td></td>
<td>$C_2$</td>
<td>3.09µF</td>
</tr>
<tr>
<td></td>
<td>$C_3$</td>
<td>2.22µF</td>
</tr>
<tr>
<td></td>
<td>$C_4$</td>
<td>3.9KΩ</td>
</tr>
</tbody>
</table>

### 3. MODELLING OF CONVERTER AND CONTROLLER

State-space average modelling of switch-mode converters is a well-known and sophisticated approach for extracting model of converters and reported in literature such as [15-17].

According to Figure 1, in switch on state duration ($0\leq t<\text{dT }_s$), the diode is off and the transformer magnetizing inductance will be charged by the input voltage and the capacitor in the output side will be discharged by the load and Eqs. (11)-(12) can be written.

\[
\frac{di_{\text{im}}}{dt} = \frac{v_i}{L_m} \quad (11)
\]

\[
\frac{dv_o}{dt} = -\frac{v_o}{rC} \quad (12)
\]

In switch off-state duration ($\text{dT }_s< t<\text{Ts}$: for continuous conduction mode), the diode is on therefore the transformer magnetizing inductance will be discharged by the referred output voltage to the transformer primary side and the capacitor will be charged by diode current and also discharged by the load.

\[
\frac{di_{\text{im}}}{dt} = -\frac{n v_o}{L_m} \quad (13)
\]

\[
\frac{dv_o}{dt} = -\frac{n i_{\text{im}}}{C} - \frac{v_o}{rC} \quad (14)
\]

where, $n$ is the turn ratio of the primary to the secondary side of the transformer and $L_m$ is the transformer magnetizing inductance, $r$ is load resistance and $d$ is the duty cycle of the switch. By applying the state-space averaging method to Eqs. (11)-(14) simply the large-signal state-space model of flyback converter can be derived according to Eq. (15). It is obvious that this converter has a nonlinear state-space model and needs nonlinear controllers such as SMC for increased performance.

\[
\begin{bmatrix}
\frac{di_{\text{im}}}{dt} \\
\frac{dv_o}{dt}
\end{bmatrix} =
\begin{bmatrix}
0 & -n(1-d) \\
\frac{n(1-d)}{L_m} & -\frac{1}{rC}
\end{bmatrix}
\begin{bmatrix}
i_{\text{im}} \\
v_o
\end{bmatrix} + \begin{bmatrix}
d \\
v_o
\end{bmatrix} \frac{d}{L_m} \quad (15)
\]

By linearizing the large-signal model of flyback converter about operating point by substituting the instantaneous values with the summation of DC and perturbed values for switch duty cycle ($d \rightarrow D + \tilde{d}$), input voltage ($v_i \rightarrow V_i + \tilde{v}_i$), output voltage ($v_o \rightarrow V_o + \tilde{v}_o$), magnetizing inductance current ($i_{\text{im}} \rightarrow I_{\text{im}} + \tilde{i}_{\text{im}}$) and load resistance ($r \rightarrow R + \tilde{r}$) and ignoring the high order perturbed terms, the linear model of flyback converter can be derived according to Eq. (16). In this equation $\tilde{d}$ is control input but $\tilde{v}_i$ and $\tilde{r}$ are disturbance inputs. Since both of two system states are measured in closed loop system therefore system is fully observable. Also, controllability issue can be concluded because of non-zero values of the first column of B matrix in Eq. (16) for the control input.

\[
\begin{bmatrix}
\frac{di_{\text{im}}}{dt} \\
\frac{dv_o}{dt}
\end{bmatrix} =
\begin{bmatrix}
0 & -n(1-D) \\
\frac{n(1-D)}{L_m} & -\frac{1}{rC}
\end{bmatrix}
\begin{bmatrix}
i_{\text{im}} \\
v_o
\end{bmatrix} + \begin{bmatrix}
\frac{nV_i + V_o}{L_m} + \frac{D}{L_m} \\
v_o - \frac{v_o}{rC} \end{bmatrix} \frac{d}{r} \quad (16)
\]

Finally, with the output vector as same as the state vector, the transfer functions from the duty cycle to outputs can be calculated using state-space to transfer function relation and Eqs. (17) and (18) can be derived. As could be seen from denominators of Eqs. (17) and (18), all coefficients of 2nd order systems are positive therefore it is a BIBO stable system. But Eq. (18) has an unstable zero which must be handled by the controller.

\[
\frac{i_{\text{im}}(s)}{d(s)} = \frac{CR(nV_i + V_o)s + (nV_i + V_o) + Rn^2(1-D)^2L_m}{L_mCRs^2 + L_ms + Rn^2(1-D)^2} \quad (17)
\]

\[
\frac{v_o(s)}{d(s)} = \frac{-nL_mRl_{\text{im}}s + Rn(1-D)(nV_i + V_o)}{L_mCRs^2 + L_ms + Rn^2(1-D)^2} \quad (18)
\]

It is obvious that the derived model is more accurate compared to the classic approximate model. It has an additional stable pole and one unstable zero and will be used for controller design. As can be seen from Eq. (18), the transfer function from the duty cycle to output voltage is non-minimum phase.

Figure 3 shows the schematic of the controller section of UC3845 chip. As it can be seen from this figure, the PWM latch has been reset lead to reset the output pulse when the increasing magnetizing inductance current in switch on mode (pin 3/5) reaches the one-third of error amplifier output. This means this section controls the peak current of magnetizing inductance with an on/off controller.

Now we can prove that the mentioned on/off control of
magnetizing current peak is equivalent with a proportional controller that controls magnetizing average value. Figure 4 shows one of the well-known key waveforms of the flyback converter in continuous conduction mode. As it can be seen from this figure, the power switch current in on-mode, increases monolithically with slope $V_{ds}/L_m$. Using Figure 4, Eqs. (19)-(20) can be written and with substituting $i_{min}$ Eq. (21) can be derived.

\[
\frac{i_{ref} - i_{min}}{dT_s} = \frac{V_s}{L_m} \tag{19}
\]

\[
i_{Lm} = \frac{i_{ref} + i_{min}}{2} \tag{20}
\]

\[
d = \frac{2L_m}{T_s V_s} (i_{ref} - i_{Lm}) \tag{21}
\]

Eq. (21) proves that the current loop in UC3845 and many SMPS analog controllers are proportional controllers. By simple circuit theory manipulations, the transfer functions of limited band single-pole controller and one pole-one zero controller, depicted in Figure 2 can be derived as Eqs. (22)-(23) respectively.

\[
G_c = \frac{d_0}{s + c_0} = \frac{1/R_1C_2}{s + (1/R_2C_2)} \tag{22}
\]

\[
G_c = \frac{d_0 s + d_1}{s^2 + c_1 s} = \frac{1}{R_1 C_1} \frac{1}{s} + \frac{1}{R_2 R_1 C_1 C_2} \frac{1}{s^2} + \frac{C_1 + C_2}{R_2 C_1 C_2} \tag{23}
\]

Using derived transfer functions for the converter, current loop controller and voltage loop controller, the block diagram of overall system-controller can be derived as Figure 5. In this figure, gain in feedback is related to resistance divider that converts the nominal output voltage to the internal 2.5 volts reference voltage of IC. The overall open-loop gain from the error amplifier output to scaled output can be written as Eq. (A.1).

\[
\begin{align*}
E(s) & = \frac{s^3 + (a_1 + c_0) s^2 + (a_2 + a_1 c_0) s + a_3 c_0}{s^2 + (a_1 + c_0) s + a_2 c_0 + a_3 d_0 + a_4 d_0} \tag{24} \\
E(s) & = \frac{s^4 + (a_1 + c_0) s^3 + (a_2 + a_1 c_0) s^2 + (a_3 + a_2 c_0) s + a_4 c_0 + a_5 d_0}{s^3 + (a_1 + c_0) s^2 + (a_2 + a_1 c_0) s + a_3 c_0 + a_4 d_0 + a_5 d_0 + a_6 d_0} \tag{25}
\end{align*}
\]

\[\hat{y} = \bar{u}^T \hat{\theta} = c_0 u_1 + d_0 u_2 \tag{26}\]

Also after some manipulations, the linear regression

4. CONTROLLER DESIGN WITH THE PROPOSED APPROACH

The key idea of the proposed approach is to identify the controller unknown coefficients to minimize the sum of squared errors (Least Squares) between desired performance and system output. By this idea, the controller design problem will be converted to the identification problem. The error dynamic in Figure 5, using coefficients defined in Eqs. (22)-(23) and (A.1), can be derived as Eq. (24) for limited band single-pole controller and as Eq. (25) for one pole-one zero controller.
equation for one pole-one zero controller can be derived as equations Eq. (27) with known values as Eqns. (A.5)-(A.8).

\[ y = u^T \times \tilde{\theta} = c_1 u_1 + d_1 u_2 + d_0 u_3 \] (27)

The least-squares method can find the unknown parameters with the lowest sum of square errors between the output vector of the linear regression equation and the desired output vector from Eq. (28) where \( U \) is the known matrix with rows \( u \) and \( Y \) is the output vector with elements \( y \) for all data samples. For controller design with desired performance, one can define a reference system similar to adaptive self-tuning regulators (STR) that has desired gain, time constant, overshoot, peak time, rising time or settling time. In this paper, the unit step error response of standard first-order system with desired gain and time constant and two-order system with desired overshoot and peak time has been used.

\[ \tilde{\theta} = (U^T U)^{-1} U^T Y \] (28)

It can be noted that the proposed approach can design a controller with the desired structure and desired performance as possible. These features are very important for analog implemented classic controllers in SMPS application where their structures are limited to few transfer functions. Many controller design methods do not have this feature and they benefit from fixed structures. For example, the linear control design methods such as root locus and frequency design approaches use lead-lag structures or Ziegler-Nichols tuning method designs PID structure or STRs leads to probably undesired structure.

For this system that has non-minimum transfer function, the standard well-known transfer lag design by root locus method and STR design using pole placement by the Diophantine equation has been applied. The designed lead-lag controller led to an unstable system because unstable zero was very far from imaginary axis and STR led to an un-implementable structure by the selected controller chip. The other main feature of the proposed approach is its performance-based design feature. In many controller design methods, this feature does not exist. For example, in standard lead-lag controller design method, only place of two dominant poles has been considered to design controller with desired performance and extra poles and zeros may deteriorate the design. Also, in controller design methods with pole placement approach such as STRs, performance factors never involved in the design procedure.

5. SIMULATION AND EXPERIMENTAL RESULTS

For verification of the proposed method, for two mentioned controllers with two standard one and two order reference models outputs, the proposed identification process have been applied and the identified parameters proposed in Table 5. In this simulation, the standard first-order reference system has been considered with unit gain and time constant 20 ms and the standard two-order reference system has been considered with unit gain and peak time 20 ms and overshoot 10% as examples. In all cases, \( R_1 \) value considered to be equal to classic counterparts. As can be seen from this table, the values of the parameters of the first case are not logical and this controller, in fact, is single-pole controller and the third case suggests negative values for circuit elements and cannot be acceptable. Therefore, the second and fourth cases are suitable. Also the error unit step closed-loop response of reference and designed system has shown in Figure 6. As it can be seen the unknown parameters of controllers can be identified to match the reference response especially for two order reference case as much as possible.

Table 5. The controller parameters identified by proposed approach

<table>
<thead>
<tr>
<th>Comp.</th>
<th>Ref. Model</th>
<th>Par.</th>
<th>Value</th>
<th>El</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Band limited single pole controller</td>
<td>1th Order</td>
<td>c_0</td>
<td>97×10^{-15}</td>
<td>R_2</td>
<td>2.6×10^{-15} KΩ</td>
</tr>
<tr>
<td></td>
<td>2nd Order</td>
<td>d_0</td>
<td>31.9</td>
<td>C_1</td>
<td>3.9 μF</td>
</tr>
<tr>
<td>One pole-One zero controller</td>
<td>1th Order</td>
<td>c_1</td>
<td>-18</td>
<td>C_1</td>
<td>N.a.</td>
</tr>
<tr>
<td></td>
<td>2nd Order</td>
<td>d_1</td>
<td>24.8</td>
<td>C_2</td>
<td>968 nF</td>
</tr>
<tr>
<td></td>
<td></td>
<td>d_0</td>
<td>-929.2</td>
<td>C_2</td>
<td>N.a.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>d_1</td>
<td>227.3</td>
<td>C_1</td>
<td>964 nF</td>
</tr>
<tr>
<td></td>
<td></td>
<td>d_0</td>
<td>130.5</td>
<td>C_2</td>
<td>8 nF</td>
</tr>
<tr>
<td></td>
<td></td>
<td>d_0</td>
<td>2942</td>
<td>R_2</td>
<td>550 KΩ</td>
</tr>
</tbody>
</table>

A practical prototype flyback converter with designed power circuit parameters according to Tables 1 and 2 has implemented for experimental verification of the proposed controller design approach. At first, the experimental results for the classic controller design approach and one pole-one zero case with circuit parameters depicted in Table 4 has implemented. Figure 7 shows the related results. The current of power switch has depicted in Figure 7(b) for 56 Ω load resistance. In the designed flyback converter, for sensing of switch current, a 1Ω resistor has located on switch source lead and its voltage has been filtered by a low pass RC filter with cutting frequency of 300 kHz. As can be seen from this figure, the converter operates in continuous operating mode. Figure 7(c)-(e) depict the drain-source voltage of switch, converter output voltage and output voltage ripple respectively. It is obvious that the switch off-state voltage must be equal to source voltage and added referred output voltage to the primary side i.e., 48 volts. Also, Figure 7(e) shows that the designed snubber circuit can absorb the transformer stray inductance energy with a low voltage spike. A good controller simultaneously, must have a good steady state and a good dynamic response. For SMPS converters the output voltage must be regulated at desired value with the least ripple as possible. Also the controller must have the ability to reject the external disturbances such as load and input voltage variations. The experimental results prepared here to discuss these two issues for the two designed controllers with classic and proposed approaches. As it can be seen from Figure 7(d)-(e), the designed controller with classic approach could regulate the output voltage equal to desired value (12 Volts) and the output voltage has 0.2 volt peak to peak (1.5%) voltage ripple in steady-state. For studying the converter dynamic response, the load of that has been changed from half load (56 Ω) to full load (28 Ω) immediately by paralleling the second 56 Ω resistance. The result has been shown in Figure 7(f). As can be seen, the output voltage has a dynamic response with 0.5 volts (4%) undershoot and approximately 50 ms settling time similar to the simulation result.
Figure 6. Simulation results for error output signals with designed controllers: Limited band single pole controller with a) First order and b) Two order reference system and One pole-one zero controller with c) First order and d) Two order reference systems e) One pole-one zero controller with classic approach

Figure 7. Experimental results for designed one pole-one zero controller with classic approach: a) Gate pulse of power switch b) Current of power switch after low pass filter c) Drain-source voltage of power switch d) Output voltage e) Output voltage ripple f) Output voltage ripple for 50% step change of output load
The experimental results of the proposed controller design approach for one pole-one zero case with circuit parameters depicted in Table 4 have shown in Figure 8. Beyond the similar results to the results that previously discussed, the dynamic response of the designed controller depicted in Figure 8(f) needs more attention. As can be seen, the output voltage has a better dynamic response with approximately 0.2 volt (1.5%) undershoot and 2 ms settling time compared with the controller designed with the classic approach. The experimental results summarized in Table 6.

Table 6. Summarized experimental results

<table>
<thead>
<tr>
<th>Design Approach</th>
<th>Steady State Output</th>
<th>Steady State Ripple</th>
<th>Load Dis. Undershoot</th>
<th>Load Dis. Settling Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>Classic</td>
<td>12 V</td>
<td>4%</td>
<td>4%</td>
<td>50 ms</td>
</tr>
<tr>
<td>Proposed</td>
<td>12 V</td>
<td>4%</td>
<td>1.5%</td>
<td>2 ms</td>
</tr>
</tbody>
</table>

6. CONCLUSIONS

In this paper, a novel controller design approach for DC-DC flyback converter based on the identification LS method has been proposed. The proposed method converts the controller design problem to the identification problem. As verified with simulation and experimental results, the proposed approach can design a controller with the desired structure and desired performance. These are two considerable advantages compared with common methods for classic linear controller design methods such as root-locus approach, frequency-domain method, Ziegler-Nichols method, adaptive self-tuning regulators and so on. Regarding these advantages, this approach is well suited for SMPS applications where benefit from analog controllers. The proposed idea is simple but it opens a new viewpoint in controller design using various and sophisticated identification methods and can be developed to use observer design methods, filter design methods and optimization methods. The main idea behind this approach is in all controller, observer, filter, identification and optimization design methods, mathematically an error must be minimized.

REFERENCES

techniques for DC-DC power electronic converters. PhD thesis at Missouri University of Science and Technology.


**APPENDIX**

\[ G(s) = \frac{b_0 + b_1}{s^2 + a_1s + a_0} \]

\[ b_0 = \frac{2L_m}{3TV} - \frac{nL_m RL_i}{L_{rs}RC} \times \frac{2.5}{12} \]

\[ b_1 = \frac{2L_m}{3TV} - \frac{Ra(1-D)(nV_s + V_s)}{L_{rs}RC} \times \frac{2.5}{12} \]

\[ a_0 = \frac{2L_m}{TV} \times \frac{RC(nV_s + V_s)}{L_{rs}RC} + \frac{1}{RC} \]

\[ a_1 = \frac{2L_m}{TV} \times \frac{V_s + V_s + Ra(1-D)^2 I_{in}}{L_{rs}RC} + \frac{Ra(1-D)^2}{L_{rs}RC} \]

\[ y = (T_s^{-3} + a_1T_s^{-2} + a_0T_s^{-1}) \times (V_{ref}(k) + 3) - E(k + 3) \]

\[ -3T_s^{-3} + 2a_1T_s^{-2} + a_0T_s^{-1} \times (V_{ref}(k) + 2) - E(k + 2) \]

\[ + (3T_s^{-3} + a_1T_s^{-2}) \times (V_{ref}(k + 1) - E(k + 1)) \]

\[ -T_s^{-3} \times (V_{ref}(k) - E(k)) \]

\[ u_1 = -T_s^{-3} + a_1T_s^{-2} + a_0 \times (V_{ref}(k + 2) - E(k + 2)) \]

\[ + (2T_s^{-2} + a_1T_s^{-1}) \times (V_{ref}(k + 1) - E(k + 1)) \]

\[ -T_s^{-2} \times (V_{ref}(k) - E(k)) \]

\[ u_2 = (b_1T_s^{-3} + b_0) \times E(k + 1) - b_1T_s^{-1} \times E(k) \]

\[ y = (T_s^{-4} + a_1T_s^{-3} + a_0T_s^{-2}) \times (V_{ref}(k + 4) - E(k + 4)) \]

\[ -4T_s^{-4} + 3a_1T_s^{-3} + 2a_0T_s^{-2} \times (V_{ref}(k + 3) - E(k + 3)) \]

\[ + (6T_s^{-4} + 3a_1T_s^{-3} + a_0T_s^{-2}) \times (V_{ref}(k + 2) - E(k + 2)) \]

\[ -4T_s^{-4} + a_1T_s^{-2} \times (V_{ref}(k + 1) - E(k + 1)) \]

\[ + T_s^{-4} \times (V_{ref}(k) - E(k)) \]

\[ u_1 = -(T_s^{-3} + a_1T_s^{-2} + a_0) \times (V_{ref}(k + 3) - E(k + 3)) \]

\[ + (3T_s^{-3} + 2a_1T_s^{-2} + a_0) \times (V_{ref}(k + 2) - E(k + 2)) \]

\[ -3T_s^{-3} + a_1T_s^{-2} \times (V_{ref}(k + 1) - E(k + 1)) \]

\[ + T_s^{-3} \times (V_{ref}(k) - E(k)) \]

\[ u_2 = (b_1T_s^{-2} + b_0) \times E(k + 2) \]

\[ - (2b_1T_s^{-2} + b_0) \times E(k + 1) + b_1T_s^{-2} \times E(k) \]

\[ u_3 = (b_1T_s^{-1} + b_0) \times E(k + 1) - b_1T_s^{-1} \times E(k) \]

**NOMENCLATURE**

A \hspace{1cm} DC gain
D, d \hspace{1cm} Switch duty cycle
E, e \hspace{1cm} Error signal
Lm \hspace{1cm} Magnetizing inductance (H)
N \hspace{1cm} Turn number of transformer windings
n \hspace{1cm} Primary to secondary turn ratio
s \hspace{1cm} Laplace variable
T_s \hspace{1cm} Sampling time (s)
U, u \hspace{1cm} Known matrix and vector
Y \hspace{1cm} Identification output vector

**Greek symbols**

\( \theta \) \hspace{1cm} Unknown parameters vector

**Subscripts**

ESR \hspace{1cm} Equivalent Series Resistance