

Design a 27-Level Cascaded H-Bridge Inverter Using ONE DC Voltage Source

Laith A. Mohammed^{1*}, Rakan Khalil Antar¹, Basil M. Saied²

¹ Electrical Engineering Techniques, Northern Technical University, Mosul 41001, Iraq

² Electrical Engineering, Mosul University, Mosul 41001, Iraq

Corresponding Author Email: laith.akram@ntu.edu.iq

Copyright: ©2025 The authors. This article is published by IIETA and is licensed under the CC BY 4.0 license (<http://creativecommons.org/licenses/by/4.0/>).

<https://doi.org/10.18280/jesa.581218>

ABSTRACT

Received: 3 November 2025

Revised: 8 December 2025

Accepted: 13 December 2025

Available online: 31 December 2025

Keywords:
multilevel inverter, cascaded H-bridge inverter, unequal DC voltage sources, THD, efficient AC power quality supply

Multilevel cascaded H-bridge inverter with unequal DC voltage sources (DCVS) is used to reduce distortions and get different output voltages higher than conventional type. In addition, to avoid the complexity of using multi-DC power sources, a single DCVS is utilized to obtain a 27-level cascaded H-bridge inverter that is implemented in this study. The one input DCVS of the H-bridge inverter, which may be fed from solar cells, is divided into three unequal values. The ONE DCVS is fed to a single-phase H-bridge inverter and the output is connected to transformer with three windings. The transformer's outputs fed two single-phase uncontrolled rectifiers to get 1/3Vdc and 1/9Vdc values, which have been used as DC inputs for two cells of the cascaded H-bridge inverter, and the third cell is fed from the ONE DCVS. The system is built and executed by MATLAB program and an embedded S-function. The designed system based on ONE DCVS is built with a structure of (1:1/3:1/9) Vdc to get a 27-level output voltage. Simulation results prove that the 27-level output voltage is produced using ONE DCVS. The THD values of the output voltage and current at power factor 0.8 are 1.1624% and 0.1838%, while they are, respectively, equal to 1.496% and 0.1334% at power factor 0.5. The efficiency values of the system are 99.7254% and 98.9785% at power factors of 0.8 and 0.5, respectively. Also, the system is built to get instantaneously variable output levels from 7-level to 27-level with acceptable THD.

1. INTRODUCTION

Power DC/AC converter structures are considered to give an AC voltage from a DC voltage source (DCVS). An inverter is supposed to offer continuous and ripple-free, as close as possible to the ideal AC voltages with low total harmonic distortion (THD) to ensure the equipment's safety. Medium-voltage and high-power applications have required using multilevel power converters. One essential key of voltage source inverters is power quality. Pure sine waves are preferred to be produced by voltage source inverters, but this isn't always feasible, especially in real-world applications [1]. To get good power quality, a high switching frequency with two-level inverters is required, which reduces conversion efficiencies [2]. Conversely, multilevel inverters lead to decreasing in cost and THD and improve efficiency [3]. Multilevel voltage source inverters have more advantages than conventional pulse width modulation (PWM) voltage source inverters in higher power applications. The general structure of the multilevel voltage source inverter (MLVSI) is to produce a sinusoidal voltage by combining multiple voltage levels [4]. So, it has become an active and useful key for decreasing switching losses in industrial applications [5]. Also, the synthesized output voltage adds more steps as the number of voltage levels on the DC side increases to produce output voltage as sinusoidal a wave as possible with minimum THD. As highlighted in references [6-9], an MLVSI plays an

essential role in changing power for connecting power systems and different low-voltage applications. The diode-clamped, flying capacitors, and cascaded multilevel inverters are the multilevel topologies. The number of DC sources, capacitors, switches, diodes, and clamped capacitors are listed in Table 1. The cascaded multilevel inverters have more advantages than the other two types, while their disadvantages are requiring one isolated DCVS for each cell [10]. The THD of the outputs reduces as the number of output voltage increases. Equal DCVSs of the MLVSI are used in the first development. In order to reduce the THD of the MLVSI outputs, unequal DCVSs are also used. The unequal DCVSs of each inverter cell have unequal DC voltages, unlike the equal DC voltages to control the output voltage level. Different control techniques are used to improve the MLVSI's performance, such as sinusoidal PWM, space-vector PWM, selective harmonics elimination, model predictive control, nearest-level control, genetic algorithm, and the anti-predatory particle swarm optimization technique [11-15].

In recent years, various researchers have reported the use of the cascaded H-bridge multilevel voltage source inverter (CHMLVSI) in both static and drive applications. The CHBMLVSI with unequal DCVSs (27-level) is designed and used by Raj and Nair [16] and Vasanthakumar and Nafeena [17] depending on different driving strategies with THD of the output phase voltage waveform equal to 6.28% and 3.06%, respectively. A one-source, five-level switched capacitor

MLVSI was presented by Siddique and Mekhilef [18] with fewer components and a lower value of THD.

Table 1. Comparisons of component per leg of MLI converters

Type of MLVSI	Diode Clamped	Flying Capacitor	Cascaded H-Bridge
DC source	1	1	(L-1)/2
DC capacitor switch	L-1	L-1	-
clamped capacitor	2(L-1)	2(L-1)	2(L-1)
clamped diodes	0	(L-1)*(L-2)/2	0
	$(L-1)*(L-2)$	0	0

L is the number of levels.

An MLSVI suggested by Jena et al. [19] with two switched capacitors and ONE DC source was modelled to reduce overall component and cost. The designed system produces 7-level output voltage. The important thing is boosting ability that does not require the need to boosting voltages, especially by using renewable sources. In 2022, Dhananjayulu et al. [20] built a 35-level inverter using five DC sources and ten unidirectional and bidirectional switches. This circuit is used in low- to medium-power applications, especially battery systems where isolated DC sources exist. A series and parallel connection of single-source and double-source was proposed by Wang et al. [21] to form multilevel output. This topology can cause a short circuit of DC sources while connecting the sources with high voltage stresses between switches.




Figure 1. The proposed single-phase CHMLVSI fed from ONE DC source

According to what reviewed above, in addition to the drawbacks of using multiple isolated DC sources compared with using a single output of a DC source to feed a multi-level H-bridge inverter which increase complexity due to needing more safety for secure isolations as a result increased weight, size, cost, control elements, and power losses, this paper presents a single-phase, three-cell CHMLVSI fed from ONE DC source to get 27-level output voltages. The DC source, which may be a PV system, is fed to a single-phase inverter, and the output is an input to a single-phase transformer with two-output of transformation ratio of (1:1/3, 1:1/9). The next step is two single-phase rectifiers to get (1/3) Vdc and (1/9) Vdc. These DC voltages are used as inputs of the CHMLVSI as shown in Figure 1. The controller is built using the modified absolute sinusoidal pulse width modulation (MASPWM) algorithm used in references [22-24]. The system can be designed with single-input three-winding output transformer

to consider full isolation for protection purposes, but the size, cost, weight, losses, and interference problems will increase. For this reason, single-input two-winding output transformer is selected. Unlike the cascaded H-bridge inverters in references [16, 17] which require multiple isolated DC sources, the key innovations of the proposed topology utilize a single power source configuration. Furthermore, it differentiates the proposed MASPWM control strategy from the modulation techniques used in references [18-21], emphasizing the benefits of lower THD and simplified control logic.

2. TWENTY-SEVEN LEVEL CASCADED H-BRIDGE INVERTER

The multilevel inverter allows its output to reach a smoothly high voltage with low harmonics. The level capacity can be improved by replacing the equal DCVs with unequal different values of input DC voltages for each H-bridge cell. The contribution of this study is to get different AC voltage levels with minimum THD values depending on ONE DCVS. The ONE DCVS gets from a battery or solar cell is divided into three unequal isolated values. It is fed to a single-phase DC/AC high-switching inverter and the output is connected to a single-phase, three-winding, high frequency power, transformer as shown in Figure 1. The transformer outputs fed two single-phase uncontrolled AC/DC rectifiers to achieve 1/3Vdc and 1/9Vdc values with the ONE DC voltage (V_{dc}) as inputs for the three H-bridge inverter cells. The output voltages of each inverter cell (V_{01} , V_{02} , and V_{03}) produce the wanted output voltage (V_{AN}) of the designed MLVSI:

$$V_{AN} = V_{01} + V_{02} + V_{03} \quad (1)$$

In general, the amount of THD in percent is defined as:

$$THD\% = \frac{\sqrt{\sum_{h=3,5,7,..}^{\infty} I_h^2}}{I_1} \quad (2)$$

where, I_h and I_1 are the harmonic and fundamental components of the output inverter current, respectively. The procedures for producing different isolated DC sources from an OND DC source is given in the flowchart illustrated in Figure 2.




Figure 2. Flowchart of producing different isolated DC sources from ONE DC source

3. CONTROL STRATEGIES

In MLVSI applications, specific numbers of PWM strategies are used. The PWM strategies can be categorized into fundamental frequency switching modulation strategy, space-vector PWM strategy, and carrier based PWM strategy, which has one-carrier or more [10]. In this paper, a MASPWM method proposed by the studies [22-24] is adopted using a triangular as a carrier signal. The controller circuit employs a single-carrier approach. The proposed controller technique operates by generating an absolute sinusoidal reference that defines the target voltage amplitude. Figure 3 shows the flowchart of the MASPWM controller that tracks the zero-crossing points of this reference to create a corresponding discrete, quantized signal. The core modulation signal is then derived by subtracting this quantized sequence from the original absolute reference; this difference is what is compared against the single triangular carrier to generate the PWM pulses. To execute this, a custom MATLAB S-function controls the logic, distributing firing pulses to the IGBTs based on specific switching states illustrated in Table 2. This control scheme can successfully synthesize output voltage levels from

3-level to 27-level. Different output voltage levels can be obtained based on the DCVS values that feed the CHMLVSI. Therefore, due to unequal DCVS of each inverter cell (Vdc, 1/3Vdc, and 1/9Vdc), thirteen level appears in the positive side and thirteen level in the negative side with zero level to get 27-level output voltage as clarified in Table 2.




Figure 3. Flowchart of the single-carrier MASPWM control strategy for a 27-Level single-source CHMLVSI

Table 2. Switching state patterns of the output phase voltage levels of a single-phase CHMLVSI

Cell 1												Cell 2		Cell 3				V _{AN}
T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12							V _{AN}
0	0	0	0	0	0	0	0	0	0	0	0							0
1	1	0	0	0	1	0	1	0	1	0	1	Vdc/9						Vdc/9
0	0	1	1	1	1	0	0	0	1	0	1	2Vdc/9						2Vdc/9
0	1	0	1	1	1	0	0	0	1	0	1	Vdc/3						Vdc/3
1	1	0	0	1	1	0	0	0	1	0	1	4Vdc/9						4Vdc/9
0	0	1	1	0	0	1	1	1	1	0	0	5Vdc/9						5Vdc/9
0	1	0	1	0	0	1	1	1	1	0	0	6Vdc/9						6Vdc/9
1	1	0	0	0	0	1	1	1	1	0	0	7Vdc/9						7Vdc/9
0	0	1	1	0	1	0	1	1	1	1	0	8Vdc/9						8Vdc/9
0	1	0	1	0	1	0	1	1	1	1	0	Vdc						Vdc
1	1	0	0	1	0	1	0	1	0	1	0	10Vdc/9						10Vdc/9
0	0	1	1	1	1	0	0	1	1	0	0	11Vdc/9						11Vdc/9
1	0	1	0	1	1	0	0	0	1	1	0	12Vdc/9						12Vdc/9
1	1	0	0	1	1	0	0	0	1	1	0	13Vdc/9						13Vdc/9




Figure 4. The proposed single-phase CHMLVSI fed from ONE DC source

4. SIMULATION RESULTS

Depending on the needed industrial application, the output voltage levels of the CHMLVSI change using unequal DCVSs. The ONE DCVS is selected equal to 270V, which is chosen to match a specific load requirement (like a motor). The switching frequency of the single-phase bridge inverter and CHMLVSI is chosen to be equal to 50 Hz and 1 kHz, respectively. The main justification for using a 27-level inverter is that the high number of voltage steps creates a smooth sine wave naturally. This means it does not need a high switching frequency like 10kHz or 20kHz to get good power quality. So that, choosing 1kHz minimizes switching losses (heat) and improves efficiency without sacrificing THD. The single-phase two-winding output linear transformer with 50Hz is selected with voltage transformation ratio of 270/90/30V. The designed modelling circuit is illustrated in Figure 4. The modelling results of the output voltage (V_{AN}) and current (I_A) with their spectrum analyzer of the twenty-seven levels CHMLVSI presented for different RL loads are shown in Figure 5 and Figure 6. The modeling study proves that the THD values with zero level in the output voltages are higher than without zero level, so that the outputs are designed and modeled without zero-level. The THD of the output voltage and current at a power factor of 0.5 is 1.496% and 0.1334%, respectively. While at a power factor of 0.8 lagging, the THD are 1.1624% and 0.18387%, respectively. The results show that the proposed 27-level inverter yields a voltage THD of 1.1624%–1.496%, which is superior to the 6.28% [16] and 3.06% [17].







Figure 5. The 27-level (a) output voltage and current with their (b) spectrum analyzer at PF = 0.8 and (c) zoom section for the low harmonics order

This reduction confirms the superiority of the MASPWM technique in synthesizing a high-quality sinusoidal waveform. The amplitude of the low harmonic orders shown in Figure 5(c) and Figure 6(c) is around zero with insignificant values of the higher harmonic orders. The whole system's efficiency is 99.7254% at a power factor of 0.8 and 98.9785% at a power factor of 0.5. The efficiency was derived directly from the simulation environment by monitoring the instantaneous input and output power.






Figure 6. The 27-level (a) output voltage and current with their (b) spectrum analyzer at PF = 0.5 and (c) zoom section for the low harmonics order




Figure 7. Dynamic response test during different output voltage waveforms at PF = 0.8





Figure 8. THD of the output (a) voltage and (b) current of the multilevel CHBVI at different power factors

The average output power (P_{out}) delivered to the load and the total input power (P_{in}) drawn from the DC source were calculated over steady-state cycles. The efficiency (η) was then computed using the standard formula:

$$\eta = \frac{P_{out}}{P_{in}} \quad (3)$$

The steady state and dynamic waveforms of the V_{AN} at levels from 15 to 27 are illustrated in Figure 7. Specifically, the figure shows the transition from 15-level operation to 27-level operation (changing the reference voltage amplitude). This confirms the controller's ability to track sudden changes in the reference signal without instability. The THD values of the V_{AN} and I_A at different voltage levels with different RL loads are illustrated in Figure 8. To verify these results, the apparent, real, reactive, and distortion power components are taken into account at various levels as explained in Figure 9. These power waveforms explained the effect of increasing loads and voltage levels on the amount of power levels.




Figure 9. The effect of changing loads at (a) apparent power, (b) real power, (c) reactive power, and (d) distortion power

The overall results illustrated that the THD results using ONE DCVS are within acceptable limits, and the designed circuit is applicable. In the current scope of this work, a simplified magnetic model to isolate and validate the fundamental performance of the proposed MASPWM control strategy and the 27-level topology structure is utilized.

5. CONCLUSIONS

The primary objective of this investigation is to demonstrate a single-phase CHMLVSI in various load applications, utilizing a single DCVS. The designed circuit is built to obtain three unequal DC voltages from the OND DCVS. The circuit has been used with three cells of an H-bridge inverter with unequal and selected DCVSs to get a twenty-seven-level output voltage, with a boosted value of DC link voltage compared with the conventional structure type. THD at different voltage levels and loads is presented. Simulation results show that the components of harmonic orders have been minimized; therefore, an *efficient AC power quality supply has been proposed*. The considered power and control circuits in dynamic and steady-state conditions for various output levels have agreeable quality and a low voltage rating of power electronics.

Finally, while this paper establishes the theoretical and simulation-based proof of concept, future research will focus on the construction of an experimental prototype. This will serve to validate the simulation findings and assess the

practical robustness of the proposed control algorithm against grid disturbances and parameter mismatches.

REFERENCES

- [1] Jaouad, N.C., Chaikhy, H., Belhora, F., Hajjaji, A. (2022). Comparison between two levels and multi-level (NPC and Cascad) inverters. *Materials Today: Proceedings*, 66: 162-180. <https://doi.org/10.1016/j.matpr.2022.04.338>
- [2] Kabalci, E. (2021). *Multilevel Inverters: Introduction and Emergent Topologies*. Academic Press.
- [3] Vakacharla, V.R., Gnana, K., Xuewei, P., Narasimharaju, B.L., et al. (2020). State-of-the-art power electronics systems for solar-to-grid integration. *Solar Energy*, 210: 128-148. <https://doi.org/10.1016/j.solener.2020.06.105>
- [4] Sujanarko, B., Ashari, M., Purnomo, M.H. (2010). Improved voltage of cascaded inverters using sine quantization progression. *TELKOMNIKA (Telecommunication Computing Electronics and Control)*, 8(2): 123-130. <http://doi.org/10.12928/telkomnika.v8i2.613>
- [5] NV, V.K., T, G. (2023). A comprehensive survey on reduced switch count multilevel inverter topologies and modulation techniques. *Journal of Electrical Systems and Information Technology*, 10(1): 3. <https://doi.org/10.1186/s43067-023-00071-8>

[6] Abbott, D. (2009). Keeping the energy debate clean: How do we supply the world's energy needs? *Proceedings of the IEEE*, 98(1): 42-66. <https://doi.org/10.1109/JPROC.2009.2035162>

[7] Sathik, M.J., Sandeep, N., Blaabjerg, F. (2019). High gain active neutral point clamped seven-level self-voltage balancing inverter. *IEEE Transactions on Circuits and Systems II: Express Briefs*, 67(11): 2567-2571. <https://doi.org/10.1109/TCSII.2019.2955318>

[8] Gupta, K.K., Ranjan, A., Bhatnagar, P., Sahu, L.K., Jain, S. (2015). Multilevel inverter topologies with reduced device count: A review. *IEEE transactions on Power Electronics*, 31(1): 135-151. <https://doi.org/10.1109/TPEL.2015.2405012>

[9] Zeng, J., Lin, W., Liu, J. (2019). Switched-capacitor-based active-neutral-point-clamped seven-level inverter with natural balance and boost ability. *IEEE Access*, 7: 126889-126896. <https://doi.org/10.1109/ACCESS.2019.2927351>

[10] Bensraj, R., Natarajan, S.P. (2010). Multicarrier trapezoidal PWM strategies for a single phase five level cascaded inverter. *Journal of Engineering Science and Technology*, 5(4): 400-411.

[11] Mohammed, L.A., Hussein, T.A., Sadoon, A.T. (2023). A reduced switches multilevel inverter for PV systems with harmonics reduction and MPPT ability. *AIP Conference Proceedings*, 2862: 020031. <https://doi.org/10.1063/5.0171562>

[12] Mohammed, L.A., Husain, T.A., Ibraheem, A.M. (2021). Implementation of SHE-PWM technique for single-phase inverter based on Arduino. *International Journal of Electrical & Computer Engineering*, 11(4): 2907-2915. <http://doi.org/10.11591/ijece.v11i4.pp2907-2915>

[13] Mohammed, O.I., Mohammed, L.A., Ibraheem, A.M. (2024). Performance evaluation of a CHB-MLI with multicarrier techniques controlled by FPGA. In 2024 21st International Multi-Conference on Systems, Signals & Devices (SSD), Erbil, Iraq, pp. 1-8. <http://doi.org/10.1109/SSD61670.2024.10549447>

[14] Padmaja, S.M., Kavya, K., Nishitha, V., Akhila, S., Sri, N.S. (2025). Nearest level control for a low-component single-phase asymmetrical multilevel inverter with minimal harmonic distortion. *IOP Conference Series: Earth and Environmental Science*, 1529: 012023. <http://doi.org/10.1088/1755-1315/1529/1/012023>

[15] Gopal, Y., Panda, K.P., Birla, D. (2022). Genetic algorithm and anti-predatory swarm optimisation-based solutions for selective harmonic elimination in multilevel inverters. *International Journal of Power Electronics*, 15(3-4): 290-308. <https://doi.org/10.1504/IJPELEC.2022.122408>

[16] Raj, T.D., Nair, N.K. (2016). Implementation of cascaded H-bridge multi level inverter. *Middle-East Journal of Scientific Research*, 24(9): 2752-2759. <https://doi.org/10.5829/idosi.mejsr.2016.24.09.23939>

[17] Vasanthakumar, T., Nafeena, R. (2016). The 27 level cascaded H-bridge multilevel inverter using neural network and particle swarm optimization. In *International Conference on Emerging Engineering Trends and Science (ICEETS)*, pp. 32-39.

[18] Siddique, M.D., Mekhilef, S. (2021). A new configuration of nine-level boost inverter with reduced component count. *e-Prime-Advances in Electrical Engineering, Electronics and Energy*, 1: 100010. <https://doi.org/10.1016/j.prime.2021.100010>

[19] Jena, K., Kumar, D., Kumar, B.H., Janardhan, K., Singh, A.R., Naidoo, R., Bansal, R.C. (2023). A single DC source generalized switched capacitors multilevel inverter with minimal component count. *International Transactions on Electrical Energy Systems*, 2023(1): 3945160. <https://doi.org/10.1155/2023/3945160>

[20] Dhanamjayulu, C., Rudravaram, V., Sanjeevikumar, P. (2022). Design and implementation of a novel 35-level inverter topology with reduced switch count. *Electric Power Systems Research*, 212: 108641. <https://doi.org/10.1016/j.epsr.2022.108641>

[21] Wang, L., Wu, Q.H., Tang, W. (2017). Novel cascaded switched-diode multilevel inverter for renewable energy integration. *IEEE Transactions on Energy Conversion*, 32(4): 1574-1582. <https://doi.org/10.1109/TEC.2017.2710352>

[22] Antar, R.K. (2018). Multilevel inverter with unequal and selected DC voltage sources using modified absolute sinusoidal PWM technique. In 2018 1st International Scientific Conference of Engineering Sciences - 3rd Scientific Conference of Engineering Science (ISCES), Diyala, Iraq, pp. 62-67. <https://doi.org/10.1109/ISCES.2018.8340529>

[23] Antar, R., Sadiq, E., Saleh, A. (2020). Asymmetrical multilevel inverter with modified absolute sinusoidal PWM technique for sensorless control of induction motor. In *Proceedings of the 1st International Multi-Disciplinary Conference Theme: Sustainable Development and Smart Planning, IMDC-SDSP 2020*, pp. 1-13. <https://doi.org/10.4108/eai.28-6-2020.2297934>

[24] Saleh, A.A., Antar, R.K., Al-Badrani, H.A. (2021). Design of new structure of multilevel inverter based on modified absolute sinusoidal PWM technique. *International Journal of Power Electronics and Drive Systems*, 12(4): 2314. <https://doi.org/10.11591/ijpeds.v12.i4.pp2314-2321>