A High-Throughput Reconfigurable LDPC Codec for Wide Band Digital Communications

Divyashree Yamadur Venkatesh¹, Komala Mallikarjunahav¹, Mallikarjunaswamy Srikantaswamy²

¹ Department of Electronics and Communication Engineering, SJB Institute of Technology, Bengaluru, Karnataka 560060, India
² Department of Electronics and Communication Engineering, JSS Academy of Technical Education, Bengaluru, Karnataka 560060, India

Corresponding Author Email: pruthvi.malli@gmail.com

https://doi.org/10.18280/jesa.560402

Received: 19 June 2023
Revised: 14 July 2023
Accepted: 25 July 2023
Available online: 31 August 2023

Abstract

In recent days, an extensive digital communication process has been performed. Due to this phenomenon, proper maintenance of communication encoding and decoding parallel operation without any overhead such as signal attenuation code rate fluctuations during the digital parallel communication process can be minimized and optimized by adopting parallel encoder and decoder operations. To overcome the above-mentioned drawbacks by using proposed reconfigurable code rate cooperative (RCRC) using low-density parity check (LDPC) code for for Gigabits Wide Code Encoder/Decoder Operations. The proposed RCRC is capable to vary the switch parallel operation as per the load. The low-density parity check (LDPC) is used for linear error correcting code in the communication process. it is very essential to reduce the power dissipation and noise in a transmission channel. Due to these phenomena, the decrease in power dissipation and enhancement of the accuracy in communication process are achieved and also operate over gigabits/sec data and it effectively performs linear encoding, dual diagonal form, widens the range of code rate and optimal degree distribution of LDPC mother code and all daughter codes for effectively performing the parallel switching operations in highly complex and wide range of code rate communication process. It is the highest upper bounded code rate as compared to the existing methods. The proposed method optimizes the transmission rate and is capable to operate on a 0.98 code rate. It is the highest upper bounded code rate as compared to the existing methods. the proposed method’s implementation has been carried out using MATLAB and as per the simulation result, the proposed method is capable of reaching a throughput efficiency greater than 8.2 Gigabits per second with a clock frequency of 160MHz.

1. INTRODUCTION

A challenge of designing RC LDPC codes, which need to improve size of rate of code, because to widen the overall channel size and to give a good and proper service depending on channel conditions. LDPC codes are a class of error-correcting codes that are widely used in communication systems to detect and correct errors in transmitted data. LDPC codes are known for their excellent error-correcting performance and low complexity. RC LDPC codes are a specific type of LDPC codes that have a regular structure, where the parity-check matrix is composed of regular column patterns. The regularity of RC LDPC codes simplifies the encoding and decoding processes, making them more efficient and suitable for practical applications. The design of LDPC codes involves constructing a parity-check matrix with desirable properties. RC LDPC codes are characterized by having a regular column structure, where each column of the parity-check matrix has the same weight, meaning it contains the same number of 1’s. This regularity makes the decoding process more straightforward by enabling parallel processing and efficient hardware implementations.

RC LDPC codes have been adopted in various communication standards, such as wireless communication systems (e.g., Wi-Fi, 4G, 5G) and satellite communication systems, due to their good error-correcting capabilities, low decoding complexity, and regular structure that facilitates efficient hardware implementations. Overall, RC LDPC codes are a specific type of LDPC codes with a regular column structure, which provides advantages in terms of encoding, decoding, and implementation efficiency, making them a popular choice for error correction in modern communication systems. Puncturing LDPC refers to a technique used to adjust the code rate of LDPC codes by intentionally removing some of the parity bits during encoding. This allows for the transmission of data at a different rate than the original LDPC code. LDPC codes are typically designed with a specific code rate in mind, which represents the ratio of information bits to the total number of transmitted bits. However, there may be scenarios where it is desirable to transmit data at a different rate, either to accommodate varying channel conditions, increase data throughput, or meet specific system requirements.

Puncturing LDPC allows for rate adaptation by selectively discarding certain parity bits generated during the encoding process. Instead of transmitting all the parity bits, a subset of them is chosen to be transmitted, while the remaining parity bits are discarded. The information bits remain the same, but
the code rate is effectively adjusted by puncturing. The puncturing process is carefully designed to ensure that the punctured LDPC code maintains its error-correcting capabilities while operating at the desired rate. The choice of which parity bits to puncture is based on specific rules and algorithms, considering factors such as the impact on error correction performance and the desired code rate. At the receiver side, the punctured LDPC code is decoded using the standard LDPC decoding algorithm.

To reduce Frame Error Rate (FER) or increase Signal-to-Noise Ratio (SNR) in LDPC decoding, you can employ several techniques and strategies. Here are some commonly used methods:

**Iterative Decoding:** LDPC decoding is an iterative process where messages are exchanged between variable nodes and check nodes to improve the reliability of the decoding.

**Code Design:** The choice of LDPC code design can significantly impact the decoding performance. There are various methods for constructing LDPC codes, such as regular or irregular code designs, structured codes, or protograph-based codes. Optimizing the code design for your specific requirements, such as target SNR or FER, can enhance the decoding performance.

**Code Rate Selection:** LDPC codes offer flexibility in choosing the code rate. By selecting an appropriate code rate, you can trade-off between error correction capability and information rate. Lower code rates provide better error correction at the expense of lower information rate, which can help reduce FER and improve decoding performance at low SNR.

**Decoding Algorithm Optimization:** The LDPC decoding algorithm itself can be optimized for improved performance. Techniques such as algorithm variations (e.g., Min-Sum, Offset Min-Sum, or Sum-Product), schedule optimization, or convergence criteria adjustments can enhance the decoding performance and reduce FER.

The decoding process takes into account the knowledge of the punctured parity bits, which were not transmitted, to recover the original information bits. However, due to the puncturing process, the decoding performance of the punctured LDPC code may be affected compared to the original full-rate LDPC code. Puncturing LDPC provides flexibility in adjusting the code rate of LDPC codes to match specific transmission requirements. It enables efficient utilization of available resources and allows for adaptive transmission based on channel conditions or other system constraints. However, it's important to carefully design the puncturing scheme to ensure that the desired rate adaptation is achieved without compromising the error correction capabilities of the code. Puncturing LDPC provides flexibility in adjusting the code rate of LDPC codes to match specific transmission requirements.

It enables efficient utilization of available resources and allows for adaptive transmission based on channel conditions or other system constraints. However, it's important to carefully design the puncturing scheme to ensure that the desired rate adaptation is achieved without compromising the error correction capabilities of the code [1-5]. Code designs major challenge with specified way to maintain the performance of both codes are nearer to potential. Piercing leads to modification of degree distribution, is a main element for finding the decoding act, it’s complex to get the best daughter codes at highest code levels.

A group of RC LDPC codes is recommended by document with different code levels. By asserting a perfect transmission pattern with a zero-filling encryption algorithm, the method to get RC codes doesn’t change daughter codes degree of distribution. Thus, the method forces rates to a 0.98. Designed from shifted identity matrices, the codes match the implementation of high-speed parallel encoders and decoders.

Rate-Compatible LDPC (RC-LDPC) codes are a family of LDPC codes that offer different code rates while maintaining the same underlying structure. These codes are designed to provide rate adaptability, enabling flexible and efficient use of LDPC codes in communication systems.

The idea behind rate-compatible LDPC codes is to construct a set of LDPC codes with varying rates that share a common structure. This common structure allows for efficient encoding and decoding algorithms to be used across the different codes in the set. The different rates are achieved by puncturing, which involves selectively removing parity bits from the original LDPC code.

LDPC codes with unchanged degree distributions, means that the degree distribution of the variable and check nodes remains fixed throughout the LDPC code construction. Typically, this refers to using fixed-degree LDPC codes, where the number of connections or edges per node remains constant.

In LDPC codes with unchanged degree distributions, the code's performance and properties are determined by the fixed degree distribution itself. These codes are often characterized by regular structures and can provide a good trade-off between performance and complexity.

The switching speed of an LDPC (Low-Density Parity-Check) decoder refers to the speed at which the decoder can process incoming data and provide a decoded output. The switching speed is an important factor in determining the maximum data rate or throughput that the LDPC decoder can handle.

The deployment results to a design of field programmable gate array (FPGA) devices, which show that a 32-parallel encoder for the said LDPC codes having rates from 0.5 to 0.98 is having a capacity to reach an outturn of 8.2(1.9) Gigabits per second (Gbps) with the help of a clock frequency of 180MHz and absorbing only 0.3% (12%) of Xilinx Virtex-5’s overall resources. Rate-compatible LDPC codes system is as shown in Figure 1. The information 'm' bits are applied to the RC-LDPC and the output of RC-LDPC generates a codeword 'C', which is then applied to modulation process. The modulated output is applied to the channel.

![Figure 1. The fundamental block diagram of RC-LDPC codes](image)

2. METHODOLOGY

2.1 Build rate compatible LDPC codes

Rate-compatible LDPC (Low-Density Parity-Check) codes
are a family of error correction codes that provide different code rates while maintaining similar performance characteristics. These codes are widely used in various communication systems, such as wireless communication, optical communication, and storage systems. Rate-compatible LDPC codes offer the advantage of flexible code rates, allowing for efficient and adaptive transmission over varying channel conditions. By adjusting the code rate, the system can achieve a good balance between data rate and error correction capability. The design and encoding algorithm for rate-compatible LDPC (RC-LDPC) codes involve creating a family of LDPC codes with different rates while maintaining a common structure. In LDPC (Low-Density Parity-Check) codes, a submatrix refers to a subset of rows and columns within the larger parity check matrix that defines the code. These submatrices play a crucial role in the encoding and decoding processes of LDPC codes. The performance of rate-compatible LDPC codes is often evaluated in terms of their error correction capability, decoding complexity, and implementation efficiency. When properly designed and implemented, rate-compatible LDPC codes can achieve near-Shannon limit performance, which is the theoretical maximum data rate for a given channel. The parity check matrix of an LDPC code typically has a sparse structure, with a low density of ones, hence the name "low-density." This sparsity is a desirable property as it enables efficient encoding and decoding algorithms. However, it also means that the matrix can be quite large and dense in practice, making it challenging to implement LDPC codes in hardware or software systems. RC LDPC codes have been considered using a subsequent parent matrix, which is having a set of i X (I+J) sub-matrices as shown in Eq. (1).

\[
M = \begin{bmatrix}
m_{1,1} & \ldots & m_{1,j} & K & \ldots \\
m_{2,1} & \ldots & m_{2,j} & K & K \ & \ldots \\
m_{i-1,1} & \ldots & m_{i-1,j} & K & K \\
m_{i,1} & \ldots & m_{i,j} & K & K \\
\end{bmatrix}
\]

(1)

where, ‘K’ is the identity matrix and the null matrices are indicated by unmarked spaces. For \(1 \leq i \leq I\) or \(1 \leq j \leq J\) the submatrix \(m_{i,j}\) within ‘M’ at position \((i,j)\) is either a shifted identity matrix [6-9]. The shifted identity matrix is gained by performing a circularly shifting the rows of ‘K’ to the right by \(S_{i,j}\) positions i.e., \(m_{i,j} = K(S_{i,j})\). \(S_{i,j}\) shows shifting coefficient, and has been selected from the restricted set-in range 0 and ‘a’. The main purpose is to prevent short and medium length cycles depending on the methods in [6-9]. The submatrix size is represented by ‘a’. To differentiate among conventional rows and columns, we access column of submatrices, which is present like a block column inside M. It has I block-rows and (J+I) block columns inside the matrix (1) [10, 11].

High-speed parallel processing of LDPC (Low-Density Parity-Check) codes is an important aspect of their implementation in practical communication systems. LDPC codes are known for their inherent parallelism, which allows for efficient and fast decoding using parallel processing techniques. In the iterative decoding process of LDPC codes, the flipping of variable nodes and check nodes can be performed in parallel. This approach enables multiple variable and check nodes to be processed simultaneously, increasing the decoding speed. SIMD is a parallel processing technique where multiple data elements are processed simultaneously using a single instruction. SIMD architectures, such as Intel's SSE (Streaming SIMD Extensions) and ARM's NEON, can be utilized to perform LDPC decoding operations on multiple code bits simultaneously.

High-speed LDPC decoding can be achieved by employing multiple processing units or cores. Each processing unit can independently decode a portion of the code word, and the results can be combined at the end to obtain the final decoded output. This approach leverages the parallel processing capabilities of modern multi-core CPUs or dedicated hardware accelerators.

2.2 Transmission and encoding algorithm

LDPC (Low-Density Parity-Check) codes are widely used for error correction in communication systems. The transmission and encoding algorithm for LDPC codes involves preparing the input data, encoding it using the LDPC parity check matrix, and transmitting the encoded data. Shifted identity matrix LDPC codes, also known as circulant LDPC codes, are a specific class of LDPC codes that utilize a shifted identity matrix as the parity check matrix. The parity check matrix of a shifted identity matrix LDPC code has a structured circulant pattern, where each row is a cyclic shift of the previous row. The diagonal elements of the shifted identity matrix are typically set to 1, while the off-diagonal elements are set to 0.

Assume splitting of a codeword ‘X’ into \((J+K)\) parts, as shown in Eq. (2).

\[
X = [p_1, p_2, p_3, \ldots, p_J, q_1, q_2, q_3, \ldots, q_l]
\]

(2)

where, \(p_i\) is partitioning codewords with \(1 \leq j \leq J\) and \(q_i\) shows systematic bits of ‘a’ vector and ‘q’ with \(1 \leq i \leq J\), that is a vector of q parity bits. With coding basics, \(MX^T = 0^T\), results to a parity bit as Eqs. (3) and (4).

\[
Q_1^T = \sum_{j=1}^{J} m_{1,j} P_k^T
\]

(3)

\[
Q_i^T = \sum_{k=1}^{K} m_{i,j} P_k^T + Q_{i-1}^T
\]

(4)

with \(2 \leq i \leq I\), it is agreed that the introduction of LDPC codes is linear time encoded. The code presented in equation 1 possess least rate \(R_L\) is given in Eq. (5).

\[
R_L = J/(J+1)
\]

(5)

The daughter code having highest rate, \(R_H\) as shown in Eq. (6) is resulted by passing only one parity bit vector \(q_i\).

\[
R_H = J/(J+1)
\]

(6)

For ARQ which is called as Automatic Repeat Request transmission, step-by-step transmission of systematic and parity bits are as follows:

- transmit parity bit vector \(q_i\) and systematic bit vector \(p\).
- transfer parity bit vectors \([q_1, q_2, \ldots, q_{l-1}]\) according to the following order, if asked.

\[
\frac{q_i}{2}, q_{i/4}, q_{3j/4}, q_2, q_4, q_6 \ldots \ldots \ldots \text{(the rest even numbers)};
\]
where, \( p_j \) with \( 1 \leq j \leq 32 \) is a vector of ‘a’ systematic bits and \( q_i \) with \( 1 \leq i \leq 32 \) is a vector of ‘a’ parity bits. A systematic bit vector ‘p’ is initially transmitted by the transmitter along with the parity bit vector \( q_{32} \) [15-17]. It is discovered that; daughter code has the maximum rate \( R_M = 0.98 \). Send the other parity bit vectors in the following order if requested:

\[
q_{12}, q_{6}, q_{18}, q_{2}, q_{4}, q_{8}, q_{10}, q_{14}, q_{16}, q_{20}, q_{22}, q_{1}, q_{3}, q_{5}, q_{7}, q_{9}, q_{11}, q_{13}, q_{15}, q_{17}, q_{19}, q_{21}, q_{23}.
\]

We shall discuss the benefits of transmitting the parity bit vectors p32 first, in Section IV.

2.4 Comparative analysis of rate-compatible code and rate-adaptive code

RC- LDPC codes are a family of LDPC codes that share a common structure while offering different code rates within the family. These codes are designed to be compatible, meaning they can be concatenated or switched between different rates without significant degradation in performance. Rate-adaptive LDPC codes, also known as adaptive rate LDPC codes, are a type of LDPC codes that dynamically adjust the code rate based on the transmission conditions. These codes allow for flexible adaptation to optimize performance and efficiency in varying channel conditions or system requirements. Rate-adaptive LDPC codes are created [18-20], which are indicated with the help of mother matrix, and it also includes an array of circularly shifted identity sub-matrices. By deleting the highest rows from the mother matrix, the parity-check matrices of daughter codes with higher levels are obtained i.e., by row-deleting approach, the rates are adapted. By piercing few of the parity bits of the mother code, the daughter codes of rate-compatible LDPC codes are obtained. By deleting few columns from the parity portion of the mother matrix, the greater rates of parity-check matrices of daughter codes are generated. Table 1 show the performance analysis between reconfigurable code rate cooperative (RCRC) and Rate-Adaptive LDPC Codes.

\[\begin{array}{c|c|c}
\text{Particulars} & \text{Rate Adaptive LDPC Code} & \text{Reconfigurable Code Rate Cooperative (RCRC)} \\
\hline
\text{System parity check bits matrix for code length applications} & \text{This method is constant in various row removal} & \text{This method is constant in various column removal} \\
& \text{adaptive modulation and coding algorithm} & \text{adaptive modulation and coding algorithm} \\
\end{array}\]

3. IMPLEMENTATION PROCESS OF UNIVERSAL ENCODER

Designing a universal LDPC encoder and decoding algorithm involves creating algorithms that can handle arbitrary LDPC codes with different parameters and structures. Additionally, LDPC decoding can involve advanced mathematical techniques, data structures, and algorithms. Implementation details, such as message update rules, scheduling strategies, or termination criteria, may vary

\[ M = \]

**Figure 2.** 32×48 sub matrix array constitutes a LDPC mother matrix. Shifted identity matrix forms solid bars and null matrices found unmarked spaces.
depending on the chosen decoding algorithm and LDPC code construction. Overall, designing a universal LDPC encoder and decoding algorithm requires a thorough understanding of LDPC codes, coding theory, iterative decoding techniques, and performance analysis. The goal is to create a flexible and efficient solution that can handle different LDPC codes effectively.

An XOR processor configuration in an FPGA (Field-Programmable Gate Array) can be used to accelerate the XOR operations required in LDPC encoding and decoding algorithms. XOR operations are fundamental in LDPC codes, as they are used for bitwise calculations between the information bits, parity bits, and the LDPC code’s parity check matrix.

The fact is that usage of single encoder/decoder pair, decoding and encoding of RC LDPC codes can be done and is one of its key benefits [21-24]. In this section, we walk through how the universal encoder is implemented in practice. Think about the following code having ‘1’ as 24 and ‘j’ as 24 in II.B). Due to the fact that $m_{ij}$ is either a null matrix or a shifted identity matrix, the matrix vector multiplications in Eqs. (3) and (4) is computed as follows:

$$X^T_{ij} = m_{ij}^T p_j^T$$

where, $X^T_{ij}$ with $1 \leq i \leq 32$ and $1 \leq j \leq 32$ indicates a vector of ‘a’ bits. $m_{ij}$ indicates shifted identity matrix i.e., $m_{ij} = k (S_{i,j})$. By shifting $p_j$ to the left side by $S_{i,j}$ places, $X_{ij}$ is obtained. $m_{ij}$ is a null matrix and $X_{ij}$ is a zero vector. Using a simple XOR processor, the computation in (3) and (4) can be implemented [25, 26].

$$q_i(k) = \sum_{j=1}^{24} x_{i,j}(k) + s_{i-1}(k)$$

where, $q_0(k) = 0.1 \leq i \leq 24$ and $1 \leq j \leq a$. The $k$ – bits in the bit vector $X_{ij}$ is represented by every signal to the input $x_{i,j}(k)$. To shorten the time, it takes for signals to propagate from input to output, a tree design is used. A made up of 32 XOR processors are used to design a 32-parallel encoder and integrated into MATLAB and FPGA devices. The target XC5VFX200T device’s created implementation was placed and routed using the Xilinx Development System tool suite (ISE 10.1) with the speed option set to -2. Estimation of highest clock frequency was carried out using Xilinx static timing analysis. The results give the following observation: 80 LUTs, slices of 416 with 467 flip-flops were used by 32 parallel encoders. Thus, the total resources consumed by encoder were only 3/10 percent in an XC5VFX200T device [27, 28].

LDPC codes are widely used in high-speed communication systems, including those operating at gigabit rates. LDPC codes have been proven to be effective in achieving high data rates and reliable error correction. LDPC codes are known for their excellent error correction performance and their ability to approach the theoretical limits of channel capacity. They achieve this by exploiting the sparsity of the parity-check matrix, which allows for efficient encoding and decoding algorithms.

In the context of gigabit communication, LDPC codes can be utilized to provide reliable and efficient error correction for data transmission at speeds of billions of bits per second (gigabits per second). These codes are often used in various applications, such as optical communication systems, high-speed wired communication, and wireless communication protocols.

RC- LDPC codes are designed to provide efficient and flexible error correction capabilities across a range of code rates. Here we are using Sum product algorithm to decode the implemented RC LDPC codes effectively. Sum and product of external communication in every column and each row is performed by this algorithm [19, 20]. Rather than using different series column processing in classical sum product method here we are using junction sum product sort out method. This decoding algorithm includes the computation of external communication in column processing into series processing. RC LDPC codes offer multiple code rates within a code family. This allows for the selection of different code rates based on specific transmission requirements, channel conditions, or system constraints. The flexibility of code rates enables efficient utilization of available resources while adapting to changing channel conditions.

RC LDPC codes are designed to facilitate seamless transitions between different code rates within the same code family. This means that switching between code rates can be achieved without significant performance degradation. The smooth transitions enable adaptive transmission schemes, where the code rate can be dynamically adjusted to maximize throughput or improve error correction capability. RC LDPC codes maintain a common structure across the code rate family. This allows for reusability of encoding and decoding algorithms, reducing implementation complexity and enabling efficient hardware or software designs. The compatibility of
encoding and decoding algorithms across code rates simplifies system integration and deployment.

That is, we are using a processor called junction series column processor to operate each series from bottom series to top series in every loop.

To effectively utilize RC LDPC codes, it is important to carefully select the appropriate code rate based on the specific transmission conditions, desired data rates, and error correction requirements. Additionally, performance analysis and optimization of encoding and decoding algorithms can help achieve the desired trade-offs between code rate, error correction performance, and throughput.

4.1 Zero filling decoding algorithm

Before introducing the null-filling method for decoding the implemented RC codes. We shall talk over about the mother code. Assume the mother matrix as ‘M’ consisting of i \( x \) a series and (j + i) \( x \) a columns, in which (j + i) and 1 are block columns and series. Hence this code is sort out with the junction processor from bottom series to top series inside the matrix M in every loop [21, 22]. When sort out is processing the series column processor captures the pair extrinsic messages \( y_{mn} \) from matrix and log likelihood ratio (LLR) \( (Z_n) \) from matrix after then it calculates the new ratio \( Z' \) and extrinsic communication \( y'_{mn} \) with 1 \( \leq m \leq i \) \( x \) a and 1 \( \leq n \leq (j + i)Xa \). The extracted n-bits LLR at received signal is given by Eq. (10).

\[
Z_n = \log(s_n^0/s_n^1)
\]  
(10)

where, \( s_n^0 \) and \( s_n^1 \) is described as nth bit probabilities of ‘0’ or ‘1’ respectively. The Mother code with the least speed: Systematic segment and Parity segment are sent, when Log Likelihood Ratio of all the segments can be captured out of the signal collected [33-35]. For Daughter Code: few parity segments are not sent, when Nth segment is large positive constant which is not sent and assigned to \( Z_n \) with value 0.

5. PERFORMANCE ANALYSIS

Implemented RCRC-LDPC code has to evolved for its performance. Hence the simulations are performed along with the Binary Phase-Shift Keying Modulation in Additive White Gaussian Noise Channel for representing RC codes by Mother code matrices which is as seen in the above Figure 2 where \( a = 72 \). This method will finish if the correct code is originated else when it reaches 50 loops in the cycle. The proposed RCRC-LDPC has an advantage when it pushes upper rates (R) to 0.98 by transmitting a single parity bit vector (P24). The \( q_{32} \) code performs well so it is sent to loop. Frame Error Rate (FER) is a metric used to evaluate the performance of LDPC codes, representing the probability that an entire frame or block of data is received with errors. The frame error rate at 50th loop vs signal to noise ratio is given in Figure 2 which has length=1900 and Rate=0.98 [36-39]. The query is that why we are sending the segment vector \( q_{32} \). The contrast occurred for Frame error rate (FER) at 50th loop with the signal-to-noise ratio (SNR) per bit \( \frac{E_b}{N_0} \) as shown in Figure 3 for those source code with the distance 1900 and a speed of 0.98. This clearly says the source code with the segment vector \( q_{32} \) gives top and best result. We are rewriting the Eq. (3) and Eq. (4) by sending a vector \( S_i \) to describe why transferral plan attains the good performance which is given Eq. (11).

\[
s_i^T = \sum_{k=1}^{i} (\Omega_{ij}^k m_{ij} p_i^0)
\]  
(11)

with 1 \( \leq i \leq J \). It is shown in the Eq. (11) here the vector \( s_i \) encoding with the matrix \( m_{ij} \), here \( m_{ij} \) indicates the top a block series in structured portion of M. Dispatching \( s_i \) with \( i < I \), since the level sharing in M a is dissimilar from ideal sharing in M, degradation of decoding result takes place. If we send vector \( s_i \), the ideal level sharing keeps no change and the best performance is attained by transmission scheme.

Source code, the LDPC_encode function takes a binary message vector and a parity-check matrix H as inputs, and returns the encoded codeword. The LDPC_decode function performs LDPC decoding using the Belief Propagation algorithm. It takes a received vector, the parity-check matrix H, and an optional maximum number of iterations as inputs, and returns the decoded message.

Well-ordered LDPC codes, it typically implies a specific ordering of the bits in the codeword and parity-check matrix. Well-ordered LDPC codes are designed to have certain properties that simplify the encoding and decoding processes.

In Rate-Compatible (RC) LDPC codes, different code rates are achieved by puncturing the base LDPC code. The code iteration technique is often employed in RC LDPC codes to facilitate the smooth transition between different code rates within the code family.

The well-ordered LDPC_encode function takes a binary message vector and a well-ordered parity-check matrix H as inputs. It returns the encoded codeword, where the message bits are placed in the beginning of the codeword and the remaining bits are filled with zeros. By utilizing code iteration in RC LDPC codes, a smooth transition between different code rates can be achieved during the decoding process. This enables flexible adaptation to varying channel conditions, ensuring efficient error correction performance and data rates for different transmission scenarios. It is important to note that the specific implementation details of code iteration in RC LDPC codes can vary based on the chosen LDPC code construction technique and the specific requirements of the application. Different decoding algorithms, such as belief propagation or message passing, can be used in the code iteration process to achieve reliable error correction.

Figure 3. 60th code iteration with a range of 1900 and 0.98 code rate with respect to the transmission parity bit vector
Code iteration involves iterating between different punctured codes within the RC LDPC code family during the decoding process. Initially, the decoding process starts with the lowest code rate within the family. The decoding algorithm iterates until convergence or a predetermined number of iterations, exchanging messages between variable nodes and check nodes. After each iteration, the decoding algorithm switches to the next higher code rate within the RC LDPC code family and continues the iterative process. This iterative process continues until the highest code rate is reached or until convergence is achieved at a particular code rate.

6. IMPLEMENTATION OF UNIVERSAL DECODER

Here we are implementing a 36 analogous decoder into action. For RC codes with a=72. It contains 36 junction series-column processors to calculate the hardware asserts utilization and decoding speed of a decoder. It is shown in the Figure 2 that mother matrices have a top 8 series level, that is maximum eight ‘1’ sin the mother matrix at each row. In the Figure 3 it is shown that the junction series-column processors have a level of 8. We have “s-to-u”(u-to-s) box labelled indicates is a converter. Here The converter is converting input wave from(to) a wave number to(from) a positive number.

In Figure 6, there is a processor which consists of both inputs and outputs, eight in number. The processor is designed using fifteen XOR gates and its carryout sign functioning as given in Eqs. (12) and (13).

\[
P = \prod_{j=1}^{n} \text{sign} (x_j) \tag{12}
\]

\[
P_i = P \times \text{sign} (x_i) \tag{13}
\]

with \(1 \leq i \leq 8\). The magnitude operation is performed by the processor known as magnitude processor which has 8 inputs and 8 outputs in Figure 6.

\[
y_j = \varnothing \left[ \sum_{i=1, i \neq k}^{n} |x_i| \right] \tag{14}
\]

where, \(y_j\) is represented the magnitude operation, \(\varnothing\) is describe the 7-bit look-up-table (LUT) function using 4 bits for fractional part. The measurement for the considered case code’s submatrices is 72, the 36 analogous decoder is implemented with a MATLAB- XC5VFX200T FPGA tool with the rate of -2, it intakes below expedient: chop 8%, flipflop 12%, and Look up Table 12%. Timing analysis publishes above results, for 36 parallel decoder the maximum decoding clock frequency attained is 250 MHz with 180 MHz as decoding clock frequency and iteration number of 6 decoder is capable of attaining a decoding rate of 1.9 Gbps [43-45].
7. CONCLUSION

The proposed method RCRC LDPC code enhances the code rates and it is capable to optimize the transmission rate. The proposed method efficiently distributes the unchanged degree codes used for the more communication operation to increase the switching operation. Due to these activities, the mother code and all daughter codes very desired result. The proposed method optimizes the transmission rate and is capable to operate on a 0.98 code rate. It is the highest upper bounded code rate as compared to the existing methods. The proposed method enhances parallel operations of 32 encoders and 44 decoders with a throughput rate of 8.2 with 1.9 Gbps by using a clock frequency of 180MHz and power consumption is reduced by 0.54% as compared to the existing methods and FER is reduced to 0.12% and signal to noise ratio increases to 1.2% as compared to the existing method (WiMAX). Due to this, the proposed method is capable to operate high bit rate data without any overheads, and millions of electric components are integrated efficiently with more accelerated performance.

Future scope: Nowadays, 5G LTE communication is an emerging field. Due to more devices being connected to the 5G LTE network, this research work will be enhanced to 128-bit operational and increases the switching speed.

ACKNOWLEDGMENTS

The authors would like to thank SJB Institute of Technology, JSS Academy of Technical Education, Bengaluru, Visvesvaraya Technological University (VTU), Belagavi and Vision Group on Science and Technology (VGST) Karnataka Fund for Infrastructure strengthening in Science & Technology Level – 2 sponsored “Establishment of Renewable Smart Grid Laboratory” for all the support and encouragement provided by them to take up this research work and publish this paper.

REFERENCES


