Single stage boost inverter with low switching modulation technique

Karimulla Peerla Shaik¹*, Majahar Hussain Mohammad², Syed Karimulla³, Shaik Mohammad Irshad²

1. Al-Habeeb College of Engineering and Technology, Chevella, RR Dt., India
2. Electrical Engineering Department, King Khalid University, Kingdom of Saudi Arabia
3. Engineering Department, Shinas College of Technology, Al Aqar, Sultanate of Oman

Karim.02214@gmail.com

ABSTRACT. In Conventional full bridge inverters, the output voltage is lower than that of the input DC voltage. Front end step up converters are generally required in applications where the input DC voltage is very low, which leads to two stage conversion process. Single Stage Boost Inverter (SSBI) has many advantages like less number of power devices, simple structure and capable of operating in buck as well as boost modes. The conventional modulation strategy employed in SSBI has many drawbacks such as all the devices operate at higher frequency; the devices should withstand higher voltage and current stress which leads to large conduction and switching losses thereby reducing their efficiency. This paper proposes a new modulation strategy, namely, low switching modulation (LSM) where all the devices are made to operate at high frequency only in one half cycles which reduces the conduction and switching losses drastically and thereby increasing the efficiency of SSBI. Moreover to reduce the current circulation losses in SSBI, an improved SSBI is proposed, which can bypass the inductor current with low switching stress. Comparison between the conventional SSBI and LSM modulated SSBI are detailed with analysis is discussed in this paper. The proposed SSBI and its modulation techniques are simulated in the MATLAB/SIMULINK software and the results are also presented.

RÉSUMÉ. Pour les onduleurs conventionnels à pont complet, la tension de sortie est inférieure à celle de la tension CC d'entrée. Les convertisseurs élévateurs frontaux sont généralement exigés dans les applications où la tension à CC est très faible, ce qui conduit à un processus de conversion en deux étapes. L'Onduleur de Poussée Mono-étage (SSBI) présente de nombreux avantages, comme un nombre réduit de dispositifs de puissance, une structure simple et la possibilité de fonctionner en mode buck-boost. La stratégie de modulation conventionnelle utilisée dans le SSBI présente beaucoup d’inconvénients: tous les dispositifs fonctionnent à une fréquence plus élevée; les dispositifs doivent résister aux tensions présentes plus élevées, ce qui entraîne de grandes pertes de conduction et de commutation en la réduisant leur efficacité. Cet article propose une nouvelle stratégie de modulation, intitulé “la modulation de commutation...
To realize a DC-AC conversion, a full bridge inverter topology is mostly used. This full bridge inverter is a buck inverter, where the load voltage will be always lesser when compared to the input DC voltage. In certain applications (like PV, UPS etc), an additional front end DC-DC converter is required to step up the low DC voltage. This increases number of conversion stages to two (i.e. DC-DC & DC-AC), which makes the system more complex, increases the number of switching devices and thereby reducing the efficiency because of two stages of conversion.

Instead of DC-DC converter at the front end, a step up transformer can be used at the load side to increase the AC voltage fed to the load. This increases the size and cost of the entire system described by Bose (2010) and Zhao et al. (2011). In order to minimize the number of conversion stages and the power devices used, many single stage boost inverters are proposed by the Caceres & Barbi (1999), Chen & Smedley (2008), Mirafzal et al. (2011), Li & Wolfs (2008), Kjaer et al. (2005) Ilango et al. (2010). A Z-source inverter, also known as quasi-single-stage inverter, is capable of boosting up the voltage, by allowing shoot through states in the legs of the inverter shown in Yang & Liang (2012). Even though the Z source inverter is capable of boosting up the load voltage, it suffers from drawbacks like capacitor voltage stress and huge inrush current which will reduce the efficiency. Further the number of passive components used in Z source inverter is more which increases the size and cost. A novel active buck boost inverter is proposed in Zhou & Huang (2012) which can step up the load voltage and can be operated in both buck and boost mode, but the main drawback of this proposal is number of power devices used is increased.

Single Stage Boost inverter (SSBI) with two bidirectional DC-DC boost converters connected in cascade is proposed by Li et al. (2013). The SSBI proposed by Y. Li, S. Jiang et al. (2013) has two boost converters; whose output voltages are DC biased sinusoidal quantities but out-of phase with each other. The output voltage of SSBI proposed by Li et al. (2013) can be more than the DC input voltage, whose value is dependent on the duty cycle of the two DC-DC converters. The main
drawback of the SSBI proposed by Li et al. (2013) is that the load current has low frequency ripples. To eliminate this low frequency ripples in the current waveform, a suitable modulation control strategy is proposed by Tang et al. (2014). To improve the power bandwidth SSBI proposed by Li et al. (2013) a dynamic linearization modulator for buck boost inverter is proposed by Zhou & Huang (2012). Conventional modulation strategy for SSBI as in Li et al. (2013) controls each bidirectional DC-DC converter to produce sinusoidal DC voltage with same DC bias. Nevertheless, all the power electronic devices used in Li et al. (2013), Tang et al. (2014) Zhou & Huang (2012) operate at high frequency and the devices also need to sustain high voltage and current stress. This leads to high conduction and switching losses there by reducing the efficiency of the SSBI. In the interim, the output current will flow through the inductor, whose losses will further decrease the efficiency of SSBI. Gagliano & Nocera (2017) proposes the effective way for electric energy storage in residential applications.

This manuscript proposes a Low Switching Modulation (LSM) strategy, which makes one boost converter to operate during the positive half cycle of the reference wave and other boost converter to operate during the negative half cycle of the reference wave with same DC bias. The load receives a pure sinusoidal voltage, which is the difference between the outputs of two DC-DC boost converters. The main advantage of the proposed LSM technique is that it reduces the number of power devices working at high frequency, further reduces the voltage and current stress of the switches and the inductors. This in turn reduces the switching and conduction losses of the switches, core losses and copper losses of the inductor are also reduced. Moreover to reduce the current circulation losses in SSBI, an improved SSBI with two additional switches for clamping is introduced, which is also modulated using LSM. The improved SSBI has higher efficiency and lower voltage stress when compared to the conventional SSBI.

The rest of the manuscript is organized as follows: In section 2 SSBI controlled by LSM is detailed along with its modes of operation. Section 3 introduces the improved SSBI under LSM and its modes of operation are also explained in detail. Simulation results are discussed in section 4 and Section 5 concludes the work.

2. Conventional and proposed modulation schemes

The conventional SSBI is shown in Figure 1(a) and the conventional modulation scheme waveforms proposed by Li et al. (2013) is shown in Figure 1(b). From Figure 1(b) the output voltage waveform of the DC-DC boost converter is sinusoidal quantity with same DC bias. Further in the conventional modulation scheme all the power electronic devices are operated at high frequency.
Figure 1. Conventional modulation strategy and waveforms (a) conventional SSBI topology (b) conventional modulation scheme

Now let us define the \( v_{obc1} \) and \( v_{obc2} \) be the output voltages of the capacitors of boost converter 1 and boost converter 2 respectively, which is given by,

\[
v_{obc1} = V_{DC} + \frac{1}{2} V_m \sin(\omega t)
\]

\[
v_{obc2} = V_{DC} + \frac{1}{2} V_m \sin(\omega t - \pi)
\]

Where \( V_{DC} \) is the offset DC voltage and \( V_m \) is the maximum value of the load voltage. The load voltage can be expressed in terms of the capacitor voltages \( v_{obc1} \) and \( v_{obc2} \) as given below,

\[
v_{load}(t) = v_{obc1}(t) - v_{obc2}(t) = \frac{V_{IN}}{1 - d_1(t)} - \frac{V_{IN}}{1 - d_2(t)}
\]

Where \( d_1(t) \) and \( d_2(t) \) are the duty cycles of the switches \( S_1 \) and \( S_2 \) respectively. Further \( V_{DC} \geq V_{IN} + \frac{V_m}{2} \) from the above equation (1), (2) and (3) we can derive,

\[
d_1(t) = \frac{\frac{V_m}{2} \frac{V_m \sin(\omega t)}{2}}{V_{IN} - \frac{V_m}{2} \frac{V_m \sin(\omega t)}{2}}
\]

\[
d_2(t) = \frac{\frac{V_m}{2} \frac{V_m \sin(\omega t)}{2}}{V_{IN} + \frac{V_m}{2} \frac{V_m \sin(\omega t)}{2}}
\]

From equations (1) to (5) we can derive the expression for load voltage as,

\[
v_{load}(t) = v_{obc1}(t) - v_{obc2}(t) = V_m \sin(\omega t)
\]

The waveforms of \( v_{obc1} \), \( v_{obc2} \) and \( v_{load} \) are shown in Figure 1(b). The voltages \( v_{obc1} \) and \( v_{obc2} \) are sinusoidal with DC bias. The load voltage \( v_{load} \) is pure sinusoidal.
which is the difference between \(v_{\text{obc1}}\) and \(v_{\text{obc2}}\).

Figure 2(a) shows the proposed LSM scheme. From the figure, switches \(S_1\) and \(S_3\) are switched at high frequency during the positive half cycle of the load voltage and are complementary to each other. During this instant switch \(S_2\) is turned ON whereas switch \(S_4\) is turned OFF. Further the switches \(S_2\) and \(S_4\) are switched at high frequency during the negative half cycle of the load voltage and are complementary to each other. During this instant switch \(S_3\) is turned ON whereas switch \(S_1\) is turned OFF. The capacitance voltages \(v_{\text{obc1}}\) and \(v_{\text{obc2}}\) using the LSM scheme for both the half cycles is given in equations (7) and (8). Figure 2(b) shows the control scheme of LSM technique.

\[
\begin{align*}
  v_{\text{obc1}}(t) &= V_m \sin(\omega t) + V_{IN} \\
  v_{\text{obc2}}(t) &= V_{IN} \\
  v_{\text{obc1}}(t) &= V_{IN} \\
  v_{\text{obc2}}(t) &= V_m \sin(\omega t - \pi) + V_{IN} \\
  v_{\text{load}}(t) &= v_{\text{obc1}}(t) - v_{\text{obc2}}(t) = \frac{V_{IN}}{1 - d(t)} - V_{IN}
\end{align*}
\]

(7) \hspace{1cm} (8) \hspace{1cm} (9)

From equations (7)–(9) we can derive,

\[
d(t) = \frac{V_m \sin(\omega t)}{V_{IN} + V_m \sin(\omega t)}
\]

(10)

Where \(d(t)\) is the duty cycle of the switches \(S_1\) and \(S_2\). The load voltage can be derived by calculating the difference in voltage between \(v_{\text{obc1}}\) and \(v_{\text{obc2}}\)

\[
v_{\text{load}}(t) = v_{\text{obc1}}(t) - v_{\text{obc2}}(t) = \frac{V_{IN}}{1 - d(t)} - V_{IN} = V_m \sin(\omega t)
\]

(11)

\[\text{Figure 2. Low switching modulation (LSM) techniques (a) key waveforms (b) control scheme of LSM}\]
Figure 3. Modes of operation (a) [t₀, t₁], (b) [t₁, t₂] or [t₃, t₄], (c) [t₂, t₃], (d) [t₆, t₇], (e) [t₇, t₈] or [t₉, t₁₀], and (f) [t₁₀, t₁₁]

In a switching cycle, the converter under LSM has four switching modes. Figure 2(b) shows the control scheme of LSM, and Figure 3 shows the equivalent circuits of the switching modes in the switching cycle. Before the following analysis, the following are some assumptions: 1) all the switches and diodes are ideal; 2) all the capacitors and inductors are ideal; and 3) \( C₁ = C₂, L₁ = L₂ \). In the period that the output voltage is positive:

1) Mode 1 \([t₀, t₁]\): At \( t₀ \), \( S₁, S₄ \) are turned on, the input voltage is applied on \( L₁ \), and the input current charges \( L₁ \). Load current \( i₀ \) flows through \( S₁ (D₄) \) to \( V_{IN} \), which is supplied by \( C₁ \), as shown in Figure 3(a).

2) Mode 2 \([t₁, t₂]\): The period is dead time. At \( t₁ \), \( S₁, S₂, \) and \( S₃ \) are turned off, \( S₄ \) is turned on, and the current \( i_{L₁} \) flows through \( D₃ \) or \( D₁ \) (according to the current direction), as shown in Figure 3(b). Load current \( i₁ \) flows through \( S₁ (D₄) \) to \( V_{IN} \).

3) Mode 3 \([t₂, t₃]\): At \( t₂ \), \( S₃ \) is turned on and \( i_{L₁} \) flows through \( S₃ (D₃) \). Load current \( i₁ \) flows through \( S₄ (D₄) \) to \( V_{IN} \). The current-flow path is shown in Figure 3(c).
4) Mode 4 [$t_3$, $t_4$]: The period is also dead time, and the operating mode is the same as that of mode 2.

In the period that the output voltage is negative:5) Mode 5 [$t_6$, $t_7$]: At $t_6$, $S_2$, $S_3$ are turned on, the input voltage is applied on $L_2$, and the input current charges $L_2$. Load current $i_L$ flows through $S_3$ ($D_3$) to $V_{IN}$, which is supplied by $C_2$, as shown in Figure 3(d).

6) Mode 6 [$t_7$, $t_8$]: The period is dead time. At $t_7$, $S_1$, $S_2$, and $S_4$ are turned off, $S_3$ is turned on, and the current $i_L$ flows through $D_4$ or $D_2$ (according to the current direction), as shown in Figure 3(e). Load current $i_L$ flows through $S_1$ ($D_3$) to $V_{IN}$.

7) Mode 7 [$t_8$, $t_9$]: At $t_8$, $S_4$ is turned on and $i_L$ flows through $S_3$ ($D_3$). Load current $i_L$ flows through $S_1$ ($D_3$) to $V_{IN}$. The current-flow path is shown in Figure 3(f).

8) Mode 8 [$t_9$, $t_{10}$]: The period is also dead time, and the operating mode is the same as that of mode 6.

3. Modified SSBI with two additional switches

Whether traditional modulation method or LSM strategy is utilized, current circulation of the converter still exists, which means the core loss and the copper loss of inductors $L_1$, $L_2$ will exist all the time. In half line cycle, only one inductor is needed to play a booster role under LSM strategy; the other output side can be clamping to $V_{IN}$ by using a clamping switch. The clamping switches operate in line frequency, and the voltage stress is much lower. For low-voltage-stress applications, low cost MOSFET can be utilized, which means the conduction loss is lower than IGBT in the same condition; therefore, low-cost MOSFETs can be applied. The topology is shown in Figure 4(a), 4(b) shows the modulation strategy and the key waveforms. The switching mode of the converter with clamping switches is similar to LSM. In the period that the output voltage is positive, $S_4$ is turned off, voltage of $C_1$ is clamped to $V_{IN}$ by clamping switch $S_6$, and the load current $i_o$ flows through $S_6$ to $V_{IN}$, which is supplied by $C_1$. In the period that the output voltage is negative, $S_3$ is turned off; voltage of $C_1$ is clamped to $V_{IN}$ by clamping switch $S_5$, and the load current $i_o$ flows through $S_5$ to $V_{IN}$, which is supplied by $C_2$, Figure 10 shows the control logic under LSM with clamping switches. Figure 5 shows the detail modes of the improved converter with clamping switches. The converter with clamping switch mode is the same as the mode under LSM. The voltage/current stress is the same as LSM, except clamping switches. The current stress of clamping switch is $i_o$, and the voltage stress of clamping switch is ($V_{load}$–$V_{IN}$), which is lower than both of conventional method and LSM. The clamping switches obviously have a further lower voltage stress, leading to a lower conduction loss. Moreover, clamping switches reduce the inductor core loss and copper loss generated by circulation current.
Figure 4. Improved modulation strategy and waveforms (a) improved SSBI topology (b) modulation scheme

Figure 5. Modes of operation of improved SSBI
4. Simulation results

To verify the validity of the proposed low switching modulation scheme, the proposed SSBI with LSM is simulated using MATLAB/SIMULINK. The simulation results are presented in this section. The simulation parameters used in this study is given in table (i). Figure 6 shows the switching signals of all the four switches generated via LSM scheme which is fed into the switches of conventional SSBI. It is evident from the Figure 6 that all the switches operate at high frequency only in one half cycle period. The duty cycle under consideration is 0.8.

Table 1. Simulation parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input voltage</td>
<td>80 V</td>
</tr>
<tr>
<td>Output voltage</td>
<td>110 V</td>
</tr>
<tr>
<td>Fundamental Frequency</td>
<td>50 Hz</td>
</tr>
<tr>
<td>Switching frequency</td>
<td>20 kHz</td>
</tr>
<tr>
<td>Inductance</td>
<td>500 μH</td>
</tr>
<tr>
<td>Capacitance</td>
<td>20 μF</td>
</tr>
</tbody>
</table>

Figure 6. Switching signals of LSM fed to conventional SSBI

Figure 7 shows the input DC voltage fed in to the conventional SSBI modulated through LSM (which is 80V DC). Further the Figure 7 also shows the load voltage and load current waveforms of the conventional SSBI. It is clear from that the load voltage is sinusoidal and load current is also sinusoidal. The load voltage RMS value can be controlled by controlling the duty cycle of the switches. Here in this case the duty cycle is considered as 0.8. Increasing or decreasing the duty cycle increases or decreases the load voltage accordingly.
Figure 8 shows the capacitor voltage of the conventional SSBI modulated via LSM scheme of modulation. In this case capacitor voltages follow a sinusoidal quantity for one half cycle, where as in the next half cycle the capacitor voltage is maintained at a value equal to the DC input voltage. The two capacitor voltages are complemented to each other in maintaining the DC input voltages.

Figure 9 shows the voltage stress across the switches $S_1$, $S_2$, $S_3$ and $S_4$. The switching stresses of the devices are much higher which leads to the development of the improved SSBI which is shown in 4. Further the same LSM scheme is used to trigger the switches of improved SSBI and their results are also presented.

Figure 7. Input DC voltage, load voltage and load current of LSM fed to conventional SSBI

Figure 8. Capacitor voltages of LSM fed to conventional SSBI
Figure 9. Voltage stress of switching devices using LSM in conventional SSBI

Figure 10. Switching signals of LSM fed to improved SSBI

Figure 11. Input DC voltage, load voltage and load current of LSM fed to improved SSBI
Figure 10 shows the switching signals of the LSM fed to the improved SSBI. From figure 10 it is evident that the newly added switches switch at fundamental frequency which reduces the switching losses and thereby increasing the efficiency. Figure 11 shows the input DC voltage fed into the improved SSBI modulated through LSM (which is 80V DC). Further the Figure 7 also shows the load voltage and load current waveforms of the improved SSBI. It is clear from that the load voltage is sinusoidal and load current is also sinusoidal. The load voltage RMS value can be controlled by controlling the duty cycle of the switches. Here in this case the duty cycle is considered as 0.8. Increasing or decreasing the duty cycle increases or decreases the load voltage accordingly. Figure 12 shows the switching stress of the four main switches of the improved SSBI.

5. Conclusions

This paper proposed an improved SSBI under LSM with clamping switches. According to the analysis and experimental results, the LSM strategy with clamping switches of SSBI keeps the advantage of buck–boost ability. Furthermore, it brings the following advantages over the original one: Only half of the switches are working in high frequency under LSM compared with conventional modulation, which obviously reduces the switching loss of the SSBI. The voltage/current stress of the switches is lower with LSM than conventional modulation, which will further reduce the switching loss and conduction loss of the power switches. The inductor current is lower with LSM, which also reduces the magnetic loss. Clamping switches is helpful to lower the current circulation loss of inductor and IGBT. With low-stress MOSFET, it can also reduce the conduction loss of circulation current. The efficiency of SSBI can be improved with LSM because high-frequency switches is less than traditional modulation, also the inductor current stress is lower; in addition, the improved SSBI can further improve the efficiency because of the low conduction loss by introducing low stress switches.
References


