# An Improved Single Phase Self-balancing Switched Capacitor Based Step-up Nine Level Inverter 

Gouse Basha Shaik ${ }^{1 *}$, Venkatesan Mani ${ }^{2}$, Subbarao Mopidevi ${ }^{1}$<br>${ }^{1}$ Department of Electrical and Electronics Engineering, Vignan's Foundation for Science, Technology \& Research, Vadlamudi, Guntur 522213, India<br>${ }^{2}$ Department of Electrical and Electronics Engineering, Vignan's Lara Institute of Technology \& Science, Vadlamudi, Guntur 522213, India

Corresponding Author Email: sgb_eeep@vignan.ac.in
https://doi.org/10.18280/jesa. 530212
Received: 23 December 2019
Accepted: 10 February 2020

## Keywords:

Total Standing Voltage (TSV), Phase Disposition Carrier based PWM (PDCPWM), self-balancing, switched-capacitor, Peak Inverse Voltage (PIV)


#### Abstract

The improved single phase switched capacitor based nine level inverter is presented in this article. A low DC input voltage is transformed into AC and boost up to the high output voltage without any Boost converter, inductors, transformers. The self-balancing process is involved in the states of charging and discharging of the capacitors. The presented topology does not have any H-bridge configurations which result in the low Total Standing Voltage (TSV). The Phase Disposition Carrier based PWM (PDCPWM) control technique is applied to the presented nine level inverter. The conduction loss, switching loss, efficiency and capacitor ratings are analyzed mathematically. The comparative analysis of the number of semiconductor switches, Total Standing Voltage, Peak Inverse Voltage between the presented topology and existing topology is explained in detail. Finally, using MATLAB/SIMULINK the proposed nine level inverter is simulated to realize the performance of the presented topology.


## 1. INTRODUCTION

Nowadays, Multilevel Inverters (MI's) have become very popular in usage for the applications in renewable energy systems, industries, electric vehicles, HVDC transmission systems [1]. The Multilevel Inverters have low dv/dt, high efficiency, improves the quality of output [2]. The three classical topologies NPC [3, 4], FC [5, 6], CHB [7, 8] are widely using in many applications. For more levels of output, the CHB, NPC, and FC requires more gate driver circuits, semiconductor devices, and facing problems in balancing the capacitor voltages [9]. In many industrial applications, the high output AC voltage is required from the low input DC voltage [10]. For this purpose, the transformer or boost converter based topologies are preferred. But, these inductor or transformer topologies have high volumes of cores, require more filtering circuits which leads to expensive, complexity and bulky in size [11]. The power electronics researchers and industrialists of all over the world are inventing the Transformer-less inverter topologies to obtain the more levels of DC-AC output voltage with less number of semiconductor devices, low Total Standing Voltage (TSV) and Peak Inverse Voltage (PIV) [12].

The switched diode-based cascaded H-Bridge Multilevel inverter of two-stage configuration with several numbers of DC sources has been proposed by Wang et al. [13]. The modules of switched diode produce the number of levels in the first stage, the H -bridge inverter generates the polarity in the second stage with less number of switches. The switched capacitor based H-bridge Inverter with self-balancing capability is proposed by Hinago and Koizumi [14]. For more levels of output voltage, the switches voltage stress is very
high, leads to high TSV and PIV. The alternate connected switched DC sources [15] are placed in opposite polarities through the semiconductor switches with boosting capability that will produce an output voltage. For high levels of output, the number of DC sources is required which causes the high voltage stress between the semiconductor switches. The Packed U-Cells (PUC) inverter [16] has a single DC source, with self-balancing capacitors generates the high levels of the DC-AC output voltage. The system will become very complex, increases the voltage stress of switches for the high number of levels. The Switched capacitor boost inverter [17] has a single DC source, four capacitors with the self-balancing capability to produce a nine-level inverter. The requirement of capacitors is high for increasing the number of levels. The self-balanced based switched capacitor boost multilevel inverter [18] is shown in Figure 1, voltage stress of each switch is the same which is equal to input DC voltage, which results in low TSV and PIV. The requirement of semiconductor switches, gate drivers is more in this topology which leads to system bulky and expensive.
An improved switched-capacitor based nine-level inverter without H -bridge configuration is presented in this article. It has a single DC source, less number of semiconductor switches and capacitor compared to the earlier topologies. The self-balancing process is utilized for charging and discharging of the capacitors. The level shift PWM technique is preferred to this topology to provide gate pulses to the switches. The novelty in this topology is maintaining a low Total Standing Voltage and Peak Inverse voltage with less number of switches which reduces the losses and cost of the system. The performance of topology is analyzed by THD analysis with a modulation index of 0.9 . Due to having boosting voltage
ability, this inverter is offered to applications such as Renewable Energy Systems (RES), Electric Vehicles (EVs),


Figure 1. Existing topologies (a)[14] (b) [15] (c) [18]
2. ANALYSIS OF IMPROVED NINE LEVEL INVERTER


Figure 2. Improved switched-capacitor based nine-level inverter

The improved switched-capacitor based nine-level inverter is given in Figure 2. This topology requires a single DC source, twelve semiconductor switches, and two capacitors. The switches pair $\mathrm{Sp}_{1} \& \mathrm{Sp}_{2}, \mathrm{Sp}_{3} \& \mathrm{Sp}_{4}, \mathrm{Sp}_{5} \& \mathrm{Sp}_{6}, \mathrm{Sp}_{9} \& \mathrm{Sp}_{10}$ are operated complementary. For the charging and the discharging of capacitors, the self-balancing process is utilized. This topology will boost the voltage of $2 \mathrm{~V}_{\text {in }}$ from the application of input voltage $\mathrm{V}_{\mathrm{DC}}$ with the nine-level output. The standing voltage of switches $\mathrm{Sp}_{1}, \mathrm{Sp}_{2}, \mathrm{Sp}_{3}, \mathrm{Sp}_{4}, \mathrm{Sp}_{5}, \mathrm{Sp}_{6}, \mathrm{Sp}_{9}, \mathrm{Sp}_{10}, \mathrm{Sp}_{11}$ are equal to the input voltage $V_{D C}$, whereas the switches $\mathrm{Sp}_{7}$, $\mathrm{Sp}_{8}, \mathrm{Sp}_{12}$ are equal to half of the input voltage $\frac{V_{D C}}{2}$. The two capacitors are charging during the Zero voltage level and $\pm 1 V_{D C}$ voltage level and discharges during $\pm \frac{V_{D C}}{2}, \pm \frac{3 V_{D C}}{2}$, $\pm 2 V_{D C}$ voltage levels. Therefore, the capacitor voltages are balanced without using any balancer circuit.

### 2.1 Modes of operation

Initially, the two capacitors $\mathrm{C}_{1}, \mathrm{C}_{2}$ areconnected in series through the switch $\mathrm{Sp}_{12}$ and charged to $\frac{V_{D C}}{2}$ during the zero voltage level by conducting the switches $\mathrm{Sp}_{3}$ and $\mathrm{Sp}_{4}$. For the $+2 V_{D C}$ output voltage level, the input voltage $V_{D C}$ provides the current to the load through the switches $\mathrm{Sp}_{3}, \mathrm{Sp}_{11}, \mathrm{Sp}_{6}, \mathrm{Sp}_{12}$, $\mathrm{Sp}_{9}, \mathrm{Sp}_{2}$ as shown in Figure 3(a). The two charged capacitors are starts to discharge through the switch $\mathrm{Sp}_{12}$ and added with input voltage $V_{D C}$ to produce the $+2 V_{D C}$ as output voltage.

$$
\begin{equation*}
V_{o}=V_{i n}+V_{C 1}+V_{C 2}=V_{D C}+\frac{V_{D C}}{2}+\frac{V_{D C}}{2}=2 V_{D C} \tag{1}
\end{equation*}
$$

The switches $\mathrm{Sp}_{3}, \mathrm{Sp}_{11}, \mathrm{Sp}_{6}, \mathrm{Sp}_{7}, \mathrm{Sp}_{9}, \& \mathrm{Sp}_{2}$ will conduct from the input voltage $V_{D C}$ toward the load to obtain $\frac{+3 V_{D C}}{2}$ output voltage level as presented in Figure 3(b). During this process, the two capacitors are connected in parallel, the capacitor $\mathrm{C}_{1}$ will charge to $\frac{V_{D C}}{2}$ through the switch $\mathrm{Sp}_{8}$, capacitor $\mathrm{C}_{2}$ will discharge through the switch $\mathrm{SP}_{7}$ and is added to the input voltage $V_{D C}$ to obtain the output voltage $\frac{+3 V_{D C}}{2}$.


$$
\begin{equation*}
V_{o}=V_{i n}+V_{C 2}=V_{D C}+\frac{V_{D C}}{2}=\frac{3 V_{D C}}{2} \tag{2}
\end{equation*}
$$

For the $+1 V_{D C}$ voltage level, the input voltage $V_{D C}$ is directly connected to the load through the switches $\mathrm{SP}_{3}, \mathrm{Sp}_{5}$, $\mathrm{Sp}_{9}, \& \mathrm{Sp}_{2}$ as shown in Figure 3(c). At this instant, the two capacitors $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ are charged to a voltage of $\frac{V_{D C}}{2}$ through the $\mathrm{SP}_{12}$. The input voltage source $V_{D C}$ is not connected to the circuit, the Capacitor $\mathrm{C}_{2}$ is acting as a source and starts to discharge the voltage through the switches $\mathrm{Sp}_{7}, \mathrm{Sp}_{9}, \mathrm{Sp}_{2}, \mathrm{Sp}_{4}$, $\mathrm{Sp}_{6}$ to produce the $\frac{+V_{D C}}{2}$ output voltage level as shown in Figure 3(d).


Figure 3. Switching modes for positive output voltages (a) $+2 V_{D C}$ (b) $\frac{+3 V_{D C}}{2}$ (c) $+1 V_{D C}$ (d) $\frac{+V_{D C}}{2}$

The negative voltage levels of the proposed topology are obtained by the complementary operation of the switches. For $\frac{-V_{D C}}{2}$ voltage level, the capacitor $\mathrm{C}_{1}$ is connected to the load and starts to discharge through the switches $\mathrm{Sp}_{5}, \mathrm{Sp}_{3}, \mathrm{Sp}_{1}, \mathrm{Sp}_{10}$, $\& \mathrm{Sp}_{8}$ as shown in Figure 4(a). At this, the capacitor $\mathrm{C}_{2}$ is charging simultaneously by using the switch $\mathrm{Sp}_{7}$. The $-1 V_{D C}$ voltage level is shown in Figure 4(b), the input voltage $V_{D C}$ is passing the current directly to the load through the switches
$\mathrm{Sp}_{1}, \mathrm{Sp}_{10}, \mathrm{Sp}_{6}, \& \mathrm{Sp}_{4}$, and the two capacitors are charging by using the switch $\mathrm{Sp}_{12}$. The input voltage $V_{D C}$ is added to the capacitor $\mathrm{C}_{1}$ to provide the current to the load through the switches $\mathrm{Sp}_{1}, \mathrm{Sp}_{10}, \mathrm{Sp}_{8}, \mathrm{Sp}_{5}, \mathrm{Sp}_{11}, \& \mathrm{Sp}_{4}$ to produce $\frac{-3 V_{D C}}{2}$ voltage level as shown in Figure 4(c). The two capacitors $\mathrm{C}_{1}$, $\mathrm{C}_{2}$ are discharged through the switches $\mathrm{Sp}_{1}, \mathrm{Sp}_{10}, \mathrm{Sp}_{12}, \mathrm{Sp}_{5}$, $\mathrm{Sp}_{11}, \& \mathrm{Sp}_{4}$ and is added to the input voltage $V_{D C}$ to obtain the $+2 V_{D C}$ voltage level as shown in Figure 4(d).


Figure 4. Switching modes for negative output voltages (a) $\frac{-V_{D C}}{2}$ (b) $-1 V_{D C}$ (c) $\frac{-3 V_{D C}}{2}$ (d) $-2 V_{D C}$

Table 1. Switching scheme and positions of Switches, Diodes, and Capacitors

| Timing <br> instants | Switching <br> Condition | Conducting <br> Diodes | Conducting IGBT Switches | Position of Capacitors |  |
| :---: | :---: | :---: | :---: | :---: | :---: |$\quad$| Voltage |
| :---: |
| Level |

$\uparrow=$ Charging $; \downarrow=$ Discharging

## 3. PHASE DISPOSITION CARRIER BASED PWM

The Phase Disposition Carrier-based Pulse Width Modulation (PDCPWM) control scheme is used for the presented topology shown in Figure 5. The sinusoidal reference signal $V_{\text {ref }}$ is comparing with the eight triangular carrier signals $V_{C 1}-V_{C 8}$ to produce the gate pulses to the switches of the nine-level inverter. The eight carrier signals have the same amplitude $A_{C}$, frequency $f_{C}$ and phase is arranged one by one based on their amplitudes. For high levels of output, the switches $\mathrm{Sp}_{11} \& \mathrm{Sp}_{12}$ are conducting at $V_{\text {ref }}>$ $V_{C 1}$ and $V_{r e f}<V_{C 8}$. The switches $\mathrm{Sp}_{7} \& \mathrm{Sp}_{8}$ will be turned ON , when the switch $\mathrm{Sp}_{12}$ is turned OFF i.e., at $V_{C 2}<V_{\text {ref }}<V_{C 1}$, $V_{C 4}<V_{\text {ref }}<V_{C 3}, V_{C 6}<V_{\text {ref }}<V_{C 5}, V_{C 8}<V_{\text {ref }}<V_{C 7}$. The switching scheme and states of the capacitors are given in Table 1.


Figure 5. Phase Disposition Carrier-based Pulse Width Modulation (PDCPWM) control scheme

From Figure 5, the carrier signals $V_{C 1}-V_{C 4}$ is compared with the positive half cycle of reference sinusoidal signal to produce positive voltage levels. Similarly, the carrier signals $V_{C 5}-V_{C 8}$ are compared with the negative half cycle of reference sinusoidal signal to obtain the negative voltage levels. The positive voltage levels are obtained at time instants $t_{a}-t_{d}$ and are given as

$$
\begin{align*}
t_{a} & =\frac{\sin ^{-1}\left(\frac{A_{C 4}}{A_{r e f}}\right)}{2 \pi f_{r}}  \tag{3}\\
t_{b} & =\frac{\sin ^{-1}\left(\frac{A_{C 3}}{A_{r e f}}\right)}{2 \pi f_{r}}  \tag{4}\\
t_{c} & =\frac{\sin ^{-1}\left(\frac{A_{C 2}}{A_{r e f}}\right)}{2 \pi f_{r}}  \tag{5}\\
t_{d} & =\pi-\frac{\sin ^{-1}\left(\frac{A_{C 2}}{A_{r e f}}\right)}{2 \pi f_{r}} \tag{6}
\end{align*}
$$

When $f_{r}=50 \mathrm{~Hz} ; A_{\text {ref }}=3.8$ the time instants of the output voltage are calculated. When the timing instant $t_{a}-t_{b}$ the two capacitors are charging up to the nominal voltage of $\frac{V_{D C}}{2}$. At timing instant $t_{c}-t_{d}$ the two capacitors are discharging and the maximum discharging of the capacitor [19] is given as:

$$
\begin{equation*}
\Delta Q_{C i}=\int_{t_{c}}^{t_{d}} i_{L} \sin \left(\omega_{r} t\right) d t \tag{7}
\end{equation*}
$$

where, $t_{c}, t_{d}$ are charging and discharging time instants; $\mathrm{i}=$ number of capacitors; $\omega_{r}=2 \pi f_{r}$.

A ripple factor $k_{r}=0.1$, the rating of the capacitor is given as:

$$
\begin{equation*}
\mathrm{C}_{\mathrm{i}}=\frac{\Delta \mathrm{Q}_{\mathrm{Ci}}}{\mathrm{k}_{\mathrm{r}}\left(\frac{\mathrm{~V}_{\mathrm{DC}}}{2}\right)} \tag{8}
\end{equation*}
$$

## 4. CALCULATION OF LOSSES

The calculation of power loss for a switched capacitor based Multilevel Inverter depends on the Conduction Loss and Switching Loss.

### 4.1 Conduction loss $\left(\mathrm{P}_{\mathrm{CL}}\right)$

The reason for occurring the conduction losses are ON state switching resistance $\mathrm{R}_{\mathrm{sw}, \mathrm{ON}}$, ON state diode resistance $\mathrm{R}_{\mathrm{D}, \mathrm{ON}}$,
and internal resistance of the capacitor $\mathrm{R}_{\mathrm{C}}$. At time $0<\mathrm{t}<t_{a}$, the voltage level is changing from 0 to $\frac{+V_{D C}}{2}$ with three switches, two diodes at zero level and three switches, two diodes, and one capacitor at $\frac{+V_{D C}}{2}$ level. The equivalent resistances of ON state switches, diodes, and capacitors at different voltage levels are given in Table 2.

Table 2. Equivalent resistance of diodes, switches, and capacitors

| Voltage Levels | Number of ON State devices |  |  | Equivalent <br> Resistances |
| :---: | :---: | :---: | :---: | :---: |
|  | Switches | Diodes | Capacitors |  |
| 0 | 3 | 2 | - | $\begin{gathered} 3 R_{S W, O N}+ \\ 2 R^{\prime} \end{gathered}$ |
| $\frac{+V_{D C}}{2}$ | 3 | 2 | 1 | $\begin{gathered} 3 R_{S w, O N}+ \\ 2 R_{D, O N}+R_{C} \end{gathered}$ |
| $+1 V_{D C}$ | 3 | 1 | - | $\begin{gathered} 3 R_{S W, O N}+ \\ R_{D, O N} \end{gathered}$ |
| $\frac{+3 V_{D C}}{2}$ | 5 | 1 | 1 | $\begin{gathered} 5 R_{\text {sw,ON }}+ \\ R_{D, O N}+R_{C} \end{gathered}$ |
| $+2 V_{D C}$ | 6 | - | 2 | $6 R_{S W, O N}+2 R_{C}$ |

The conduction loss at $0<\mathrm{t}<t_{a}$ is given as:

$$
\begin{gathered}
P_{C L 1}=P_{0 \& \frac{V_{D C}}{2}}=\int_{0}^{t_{a}}\left[I_{\text {Load }, R M S}\right]^{2}\left[\left[3 R_{S W, O N}+\right.\right. \\
\left.2 R_{D, O N}+R_{C}\right]\left[\frac{A_{r e f} \sin \omega_{r} t}{A_{C}}\right]+\left[3 R_{S W, O N}+\right. \\
\left.\left.2 R_{D, O N}\right]\left[1-\frac{A_{r e f} \sin \omega_{r} t}{A_{C}}\right]\right] d t
\end{gathered}
$$

where, $\omega_{r}=2 \pi f_{r}$;

$$
\begin{equation*}
I_{\text {Load }, R M S}=I_{L} \sin \omega_{r} t \tag{9}
\end{equation*}
$$

Similarly, the conduction loss at time instants $t_{a}<\mathrm{t}<t_{b}, t_{b}<$ $\mathrm{t}<t_{c}, t_{c}<\mathrm{t}<t_{d}$ are calculated as follows.

$$
\begin{gather*}
P_{C L 2}=P_{\frac{V_{D C}}{2} \& V_{D C}}=\int_{t_{a}}^{t_{b}}\left[I_{L o a d, R M S}\right]^{2}\left[\left[3 R_{s w, O N}+\right.\right. \\
\left.R_{D, O N}\right]\left[\frac{A_{r e f} \sin \omega_{r} t-A_{C}}{A_{C}}\right]+\left[3 R_{s w, O N}+2 R_{D, O N}+\right.  \tag{10}\\
\left.\left.R_{C}\right]\left[1-\frac{A_{r e f} \sin \omega_{r} t-A_{C}}{A_{C}}\right]\right] d t \\
P_{C L 3}=P_{V_{D C} \& \frac{3 V_{D C}}{2}}^{2}=\int_{t_{b}}^{t_{C}}\left[I_{L o a d, R M S}\right]^{2}\left[\left[5 R_{s w, O N}+\right.\right. \\
\left.R_{D, O N}+R_{C}\right]\left[\frac{A_{r e f} \sin \omega_{r} t-2 A_{C}}{A_{C}}\right]+\left[3 R_{s w, O N}+\right.  \tag{11}\\
\left.\left.R_{D, O N}\right]\left[1-\frac{A_{r e f} \sin \omega_{r} t-2 A_{C}}{A_{C}}\right]\right] d t \\
P_{C L 4}=P_{\frac{3 V_{D C}}{}}^{2} \& 2 V_{D C}=\int_{t_{C}}^{t_{d}}\left[I_{L o a d, R M S}\right] \\
\left.2 R_{C}\right]\left[\frac{A_{r e f} \sin \omega_{r} t-3 A_{C}}{A_{C}}\right]+\left[5 R_{s w, O N}+R_{D, O N}+\right.  \tag{12}\\
\left.\left.R_{C}\right]\left[1-\frac{A_{r e f} \sin \omega_{r} t-3 A_{C}}{A_{C}}\right]\right] d t
\end{gather*}
$$

The output voltage has quarter-wave symmetry, therefore, the total conduction loss is given as:

$$
\begin{equation*}
P_{C L}=4 P_{C L 1}+4 P_{C L 2}+4 P_{C L 3}+2 P_{C L 4} \tag{13}
\end{equation*}
$$

### 4.2 Switching loss (PswL)

The main source of occurring the power losses is switching losses which are occurred due to the switching actions of the semiconductor devices. The switches $\mathrm{Sp}_{1}, \mathrm{Sp}_{2}, \mathrm{Sp}_{7}, \mathrm{Sp}_{8}, \mathrm{Sp}_{9}$, $\mathrm{Sp}_{10}, \mathrm{Sp}_{11}, \& \mathrm{Sp}_{12}$ are operated at the low switching frequency $\left(\frac{f_{s w}}{2}\right)$ and $\mathrm{Sp}_{3}, \mathrm{Sp}_{4}, \mathrm{Sp}_{5}, \mathrm{Sp}_{6}$ switches are operated at the high switching frequency $f_{s w}$. At ON -state of the switches, the power loss is given as:

$$
\begin{equation*}
P_{s w, o n}=f_{s w} \int_{0}^{t_{o n}} V_{s}(t) I_{s}(t) d t=\frac{1}{6} f_{s w} V_{s} I_{s, o n} t_{o n} \tag{14}
\end{equation*}
$$

At OFF-state, the power loss is given as:

$$
\begin{align*}
P_{s w, o f f}=f_{s w} \int_{0}^{t_{o f f}} & V_{s}(t) I_{s}(t) d t  \tag{15}\\
& =\frac{1}{6} f_{s w} V_{s} I_{s, o f f} t_{o f f}
\end{align*}
$$

Therefore, the total switching losses is given as:

$$
\begin{equation*}
P_{s w l}=\sum_{i=1}^{N_{s w}}\left(P_{s w i, o n}+P_{s w i, o f f}\right) \tag{16}
\end{equation*}
$$

where, $N_{s w}$ is a number of switches.

## 5. RESULTS AND DISCUSSION

The self-balanced switched-capacitor based nine-level inverter is simulated in MATLAB/SIMULINK software. The switching pulses to the inverter are obtained by comparing the carrier signals of switching frequency $f_{s}=5 \mathrm{KHz}$ with the sinusoidal reference signal of frequency $f_{r}=50 \mathrm{~Hz}$ is given in Figure 6.

At load, $\mathrm{R}=50 \Omega$ and $\mathrm{L}=50 \mathrm{mH}$, the input current is passed through the inverter and produces the output voltage of 400 V and load current of 7.3 A from the input DC voltage of 200 V is shown in Figure 7 and Figure 8.

A ripple factor of $10 \%$, the voltage across the capacitors for the values of $\mathrm{C}_{1}=\mathrm{C}_{2}=2100 \mu \mathrm{~F}$ is given in Figure 9. The capacitors are charged to $\frac{V_{D C}}{2}$ i.e 100 V and discharged by the self-balanced process.


Figure 6. Phase disposition carrier based PWM control scheme


Figure 7. Load voltage of the inverter


The blocking voltages of the semiconductor switches employed in the inverter given in Figure 10. It shows that the switches $\mathrm{SP}_{1}, \mathrm{Sp}_{2}$ (also $\mathrm{SP}_{3}, \mathrm{Sp}_{4}, \mathrm{Sp}_{5}, \mathrm{Sp}_{6}, \mathrm{Sp}_{9}, \mathrm{Sp}_{10}, \mathrm{Sp}_{11}$ ) must hold up the voltage which is equal to input DC voltage of 200 V , and other switches $\mathrm{Sp}_{7}, \mathrm{Sp}_{8}, \mathrm{Sp}_{12}$ have the blocking voltages of half of input DC voltage i.e. 100 V .

At modulation index 0.9 , the switched capacitor based ninelevel inverter have the Total Harmonic Distortion(THD) is $19.20 \%$ at switching frequency $f_{S W}=5 \mathrm{KHz}$ is given in Figure 11.


Figure 9. Capacitor voltages $V_{C 1}$ and $V_{C 2}$

Figure 8. Load current of the inverter


Figure 10. Blocking voltages of switches $\mathrm{Sp}_{1}, \mathrm{Sp}_{2}, \mathrm{Sp}_{8}, \mathrm{Sp}_{12}$


Figure 11. THD analysis at Modulation Index 0.9

## 6. COMPARATIVE ANALYSIS

The comparison analysis between previous topologies and present topology in terms of semiconductor switches, capacitors, and input sources is given in Table 3. From the observation of the table, the topology [14] used the less number of switches and DC sources. But it has an H-bridge configuration which leads to high PIV and TSV. The four DC sources are connected alternatively in topology [15] which leads to system expensive and required high ratings of semiconductor switches. In the topology [18], there is no Hbridge configuration, but it requires a high number of semiconductor switches leads to high TSV and increases the system cost.

Table 3. Comparison of present topology with existing topologies

| Elements | Ref. [14] | Ref. [15] | Ref. [18] | Present <br> Topology |
| :---: | :---: | :---: | :---: | :---: |
| Swicthes | 13 | 10 | 19 | 12 |
| Capacitors | 3 | 0 | 3 | 2 |
| DC | 1 | 4 | 1 | 1 |
| Sources | Yes | No | No | No |
| H-bridges | Self- | Self- |  |  |
| Capacitor | No | No | balancing | balancing |
| Control | 16.40 | 26.89 | 28.07 | 19.20 |
| THD | $6 * 1 V_{D C}$ | $2 * 1 V_{D C}$ | $19 * 1 V_{D C}$ | $9 * V_{d c}$ |
| PIV | $3 * 2 V_{D C}$ | $4 * 2 V_{D C}$ | $19 * \frac{V_{D C}}{2}$ |  |
|  | $4 * 4 V_{D C}$ | $4 * 3 V_{D C}$ |  | $19 V_{D C}$ |
| TSV | $28 V_{D C}$ | $22 V_{D C}$ | $3 V_{d c}+\frac{3 V_{D C}}{2}$ |  |

In spite of all these topologies, the present topology has many advantages such as it requires only one DC source, two capacitors, twelve semiconductor switches, and no H-bridge configuration. The present nine-level inverter is operating with low PIV i.e., nine switches are operating with $1 V_{D C}$ and three switches are operating with $\frac{V_{D C}}{2}$. Therefore, the blocking voltage across the switches is low and required low rating semiconductor switches which lead to implementation cost is low compared to others.

## 7. CONCLUSION

The improved self-balancing switched-capacitor based step up nine-level inverter is simulated in this article. The operating modes of the inverter, charging and discharging states of the capacitors is discussed in detail. The step-up output AC voltage is obtained from the low input DC voltage without using boost converter, transformers. The Phase Disposition Carrier-based PWM (PDCPWM) control scheme is involved for the generation of switching pulses to the inverter. The ratings of the capacitors, switching and conduction losses are obtained mathematically. The comparative analysis between the existing topologies and presented topology depicts the requirement of semiconductor switches is less, operating the switches with low PIV and TSV which leads to cost-effective and improves the performance of the inverter.

## ACKNOWLEDGMENT

The authors are very thankful for the support from the management of Vignan's Foundation for Science, Technology \& Research for the successful completion of work.

## REFERENCES

[1] Vijeh, M., Rezanejad, M., Samadaei, E., Bertilsson, K. (2019). A general review of multilevel inverters based on main submodules: Structural point of view. IEEETransactions on Power Electronics, 34(10): 94799502. https://doi.org/10.1109/TPEL.2018.2890649
[2] Zhang, J.Z., Xu, S., Din, Z., Hu, X. (2019). Hybrid multilevel converters: Topologies, evolutions and verifications. $\quad$ Energies, 615.
https://doi.org/10.3390/en12040615
[3] Chen, W.Q., Hotchkiss, E., Bazzi, A. (2018). Reconfiguration of NPC multilevel inverter to mitigate short circuit faults using back to back switches. CPSS Transactions on Power Electronics \& Applications, 3(1): 46-55. https://doi.org/10.24295/CPSSTPEA.2018.00005
[4] McNeill, N., Yuan, X.B., Anthony, P. (2015). Highefficiency NPC multilevel converter using superjunction MOSFETs. IEEE Transactions On Industrial Electronics, 63(1): 25-37. https://doi.org/10.1109/TIE.2015.2466553
[5] Lei, Y.T., Barth, C., Qin, S.B. Liu, W.C., Moon, I., Stillwell, A., Chou, D., Foulkes, T., Ye, Z.C., Liao, Z.T., Pilawa-Podgurski, R.C.N. (2017). A 2-kW single-phase seven-level flying capacitor multilevel inverter with an active energy buffer. IEEE Transactions On Power Electronics, 32(11): 8570-8581. https://doi.org/10.1109/TPEL.2017.2650140
[6] Stillwell, A., Podgurski, R.C. (2019). A five level flying capacitor multilevel converter with integrated auxilliary power supply and start-up. IEEE Transaction on Power Electronics, 34(3): 2900-2913. https://doi.org/10.1109/TPEL.2018.2843777
[7] Ye, M.Y., Ren, W., Chen, L., Wei, Q.W., Song, G.Z., Li, S. (2019). Research on power-balance control strategy of CHB multilevel inverter based on TPWM. IEEE Access, 7:

157226-157240. https://doi.org/10.1109/ACCESS.2019.2950064
[8] Lee, S.S., Sidorov, M., Idris, N.R.N., Heng, Y.N. (2018). A symmetrical cascaded compact-module multilevel inverter (CCM-MLI) with pulsewidth modulation. IEEE Transactions On Industrial Electronics, 65(6): 46314639. https://doi.org/10.1109/TIE.2017.2772209
[9] Gupta, K.K., Ranjan, A., Bhatnagar, P., Sahu, L.K., Jain, S. (2016). Multilevel inverter topologies with reduced device count: A review. IEEE Transactions On Power Electronics, 31(1): 135-151. https://doi.org/10.1109/TPEL.2015.2405012
[10] Saeedian, M., Pouresmaeil, E., Samadaei, E., Rodrigues, E.M.G., Godina, R., Marzband, M. (2019). An innovative dual-boost nine-level inverter with lowvoltage rating switches. Energies, 12(2): 207. https://doi.org/10.3390/en12020207
[11] Akpınar, E., Balıkcı, A., Durbaba, E., Azizo, B.T. (2019). Single-phase transformerless photovoltaic inverter with suppressing resonance in improved H6. IEEE Transactions On Power Electronics, 4(9): 8304-8316. https://doi.org/10.1109/TPEL.2018.2886054
[12] Roy, J., Xia, Y.L., Ayyanar, R. (2019). High step-up transformerless inverter for AC module applications with active power decoupling. IEEE Transactions On Industrial Electronics, 66(5). https://doi.org/10.1109/TIE.2018.2860538
[13] Wang, L., Wu, Q.H., Tang, W.H. (2017). Novel cascaded switched-diode multilevel inverter for renewable energy integration. IEEE Transactions On Energy Conversion, 32(4): 1574-1582. https://doi.org/10.1109/TEC.2017.2710352
[14] Hinago, Y., Koizumi, H. (2012). A switched-capacitor inverter using series/parallel conversion with inductive load. IEEE Transactions On Industrial Electronics, 59(2): 878-887. https://doi.org/10.1109/TIE.2011.2158768
[15] Gupta, K.K., Jain, S. (2014). A novel multilevel inverter based on switched DC sources. IEEE Transactions On

Industrial Electronics, 61(7): 3269-3278 https://doi.org/10.1109/TIE.2013.2282606
[16] Vahedi, H., Labbé, P.A., Al-Haddad, K. (2016). Sensorless five-level packed U-Cell (PUC5) inverter operating in stand-alone and grid-connected modes. IEEE Transactions On Industrial Informatics, 12(1): 361-370. https://doi.org/10.1109/TII.2015.2491260
[17] Nakagawa, Y., Koizumi, H. (2018). A boost type ninelevel switched capacitor inverter. IEEE Transactions on Power Electronics, 34(7): 6522-6532.
https://doi.org/10.1109/TPEL.2018.2876158
[18] Taghvaie, A., Adabi, J., Rezanejad, M. (2018). A selfbalanced step-up multilevel inverter based on switchedcapacitor structure. IEEE Transactions On Power Electronics, 33(1): 199-209. https://doi.org/10.1109/TPEL.2017.2669377
[19] Basha, S.G., Venkatesan, M. (2019). Simulation of selfbalanced based step-up switched capacitor nine level inverter with MCPWM scheme. International Journal on Emerging Technologies, 10(3): 87-95.

